This website uses cookies

We use cookies to enhance your experience and support COUNTER Metrics for transparent reporting of readership statistics. Cookie data is not sold to third parties or used for marketing purposes.

Skip to main content
null
IMAPSource Conference Papers
  • Menu
  • Articles
    • Ceramics Conference Papers
    • Device Packaging Conference Presentations
    • EMPC Conference Proceedings (IMAPS Europe)
    • General
    • High Temperature Conference Papers
    • IMAPS Chapter Conferences
    • Symposium Proceedings
    • Technical Articles
    • All
  • For Authors
  • Editorial Board
  • About
  • Issues
  • Journal Micro & Elect Pkg
  • search
  • LinkedIn (opens in a new tab)
  • RSS feed (opens a modal with a link to feed)

RSS Feed

Enter the URL below into your favorite RSS reader.

http://localhost:38963/feed
ISSN 2380-4505
Symposium Proceedings
Vol. 2016, Issue 1, 2016October 01, 2016 EDT

Effects of x-ray exposure on NOR and NAND flash memories during high-resolution 2D and 3D x-ray inspection

Anju Sharma, Preeth Sivakumar, Andrew Feigel, In Tae Bae, Lawrence P. Lehman, Joseph Gregor, James Cash, Joseph Kolly,
Flash memoriesx-ray inspectionradiation damagebit errorsdata corruption
https://doi.org/10.4071/isom-2016-THP53

Articles in Vol. 2016, Issue 1, 2016

Vol. 2016, Issue 1, 2016
  • Metallic TIM Testing and Selection for IC, Power, and RF Semiconductors
    Tim JensenDavid L. Saums
  • Anisotropic conductive film for fine-pitch interconnects
    Daniel Nilsen WrightBranson D. BelleKari Schjølberg-HenriksenHoang-Vu NguyenJakob GakkestadHelge KristiansenMaaike M. Visser Taklo
  • Aluminum bond pad corrosion of wirebond packages
    Varughese MathewSheila ChopinOliver ChyanNick RossAlex LambertMuthappan Asokan
  • Cost Comparison of Fan-out Wafer-Level Packaging to Fan-out Panel-Based Packaging
    Chet PaleskoAmy Lujan
  • Reliability Analysis of Lead-Free Solder Joints with Solder Doping on Harsh Environment
    Cong ZhaoThomas SandersZhou HaiChaobo ShenJohn L. Evans
  • The reliability of Ag wedge bonding with various bonding pads for power devices
    Xing WeiZhou YuGe YanTomonori IizukaKohei Tatsumi
  • Achieving Low Voiding with Lead Free Solder Paste for Power Devices
    Pierino I ZappellaSaeed SedehiRobert HizonAdrienne D. Williams
  • Temporary Wafer Bonding Materials with Mechanical and Laser Debonding Technologies for Semiconductor Device Processing
    Xiao LiuQi WuDongshun BaiTrevor StanleyAlvin LeeJay SuBaron Huang
  • Development and Challenges of Warpage for Fan-Out Wafer-Level Package Technology
    Mu-Hsuan ChanYu-Po WangIvan ChangJames ChiangGeorge PanNicholas KaoDavid Wang
  • In-situ measuring module for transfer molding process monitoring
    R. KahleT. BraunJ. BauerK.-F. BeckerM. Schneider-RamelowK.-D. Lang
  • NSOP Reduction for QFN RF-IC Packages
    Mumtaz Y. Bora
  • Wedge Bonding Wire and Ribbon to Support RF and Optoelectronic Packaging
    Daniel D. EvansWenjuan Qi.Kevin Bauder
  • An Integrated Sensor for Detecting Moisture Ingress in Printed Circuit Board Assemblies
    Robert N. DeanNathan B. LodenCurtis J. HartleyJeffery D. Craven
  • Minimizing Voiding in Bottom Terminated Components by Optimizing the Solder Paste Flux
    Ed Briggs
  • Addressing Next Generation Packaging and IoT with Glass Solutions
    Aric ShoreyRachel LuKevin AdrianceGene Smith
  • High Speed Serial Interfaces in 2.5D Integrated Systems
    Muhammad Waqas ChaudharyAndy Heinig
  • Optimizing Board Level Reliability of a Novel LGA Package for IoT Applications
    Tara AssiPaul GallesAndrew MawerTrent UehlingSteve Safai
  • Smart in-line defectivity/metrology process control solution for advanced 3D integration
    Amina SidhoumNicolas DevanciardFranck BanaArnaud GarnierNicolas BressonSandra BosStéphane ReyCarlos BeitiaDario AlliataDarcy HartJohn ThornellJustin MillerGilles VeraScott Balak
  • Effect of Vapor-Deposited Parylene Coating on Reliability of Sintered Silver Joints for Extreme Temperature Applications
    Zhenzhen ShenAleksey Reiderman
  • Increasing the Reliability of 3D Printing a Wi-Fi Sensor Device
    Paul I. DeffenbaughDanielle M. StramelKenneth H. Church
  • Washable Coatings for Packaging Processes
    Alex BrewerAlex LaymonJohn Moore
  • Effects of x-ray exposure on NOR and NAND flash memories during high-resolution 2D and 3D x-ray inspection
    Anju SharmaPreeth SivakumarAndrew FeigelIn Tae BaeLawrence P. LehmanJoseph GregorJames CashJoseph Kolly
  • The Die Embedded and RDL structure on the high density substrate (i-THOP®) for mobile application
    Masahiro KyozukaTatsuro YoshidaNoriyoshi ShimizuKoichi TanakaTetsuya Koyama
  • Voiding Control at Preform Soldering
    Arnab DasguptaElaina ZitoNing-Cheng Lee
  • Ultrasonic System Normalization on Wedge Bonders
    Omid NiayeshVaughn SvendsenRaymond ChenJason FuHenri SeppaenenChristoph Luechinger
  • Effects of Probe Marks on Shear Test of Copper Ball Bonds in Two Pad Aluminum Thicknesses
    Priscila BrownRachel WynderDustin TenneyStevan Hunter
  • Introduction to a new silicone adhesive designed for wearables technologies
    Michelle PoliskieJavier FregosoRobert Krizan
  • Improvement of Coherency of the Panel Level Package by Integrated Dry Process
    Shinichi EndoTomoyuki HabuAkira AibaHiroko SuzukiNoritaka TakezoeHiroki HoribeKazuki ArikawaMasaki MiuraHajime KikuiriShintaro Yabu
  • Fabrication and characterization of advanced through glass via interconnects
    Timothy ClingenpeelArian RahimiSeahee HwangboYong-Kyu YoonAric Shorey
  • How Mitigation Techniques Affect Reliability Results for BGAs
    Greg CaswellMelissa Keener (Black and Decker)
  • High-Temperature Acoustic Fluid Velocity Sensor Development
    Imran MotonRocco DiFoggioJosh LiewOtto Fanini
  • Glass Based Inductors, Capacitors and System-In-Package for RF Applications
    Jeb H FlemmingRoger CookKyle McWethy
  • Ultra-High Density System-in-Package (SiP) for the Lowest Size Weight and Power (SWAP)
    Bruce Barbara
  • Package Architecture and Component Design for an Implantable Peripheral Nerve Stimulation and Recording System for Advanced Prosthetics
    Caroline K. BjuneJohn R. LachapelleAndrew CzarneckiAlexander L. KindleJohn R. BurnsCarlos A. SeguraJulianne E. GraingerBrian D. NugentTirunelveli S. SriramPhilip D. ParksEdward KeeferJonathan Cheng
  • Fan-Out Wafer-Level-Packaging: Market and Technology Trends
    Jérôme Azémar
  • Isothermal DSC study of the curing kinetics of an epoxy/silica composite for microelectronics
    Lérys GranadoStefan KempaStefanie BremmertLaurence J. GregoriadesFrank BrüningEric AnglaretNicole Fréty
  • High Aspect Ratio Bumping Process with Solder Bumps Included Sintered Pillars
    S. NakagawaT. YasoshimaH. UnoM. Ishikawa
  • Challenges in Assembly implementation of ultra-thin profile flipchip package-on-package
    Abu EghanKyoo B Choi
  • Additive Printing of Tight Tolerance Embedded Components via High Precision Shadow Masking and Their Integration with Traditional Circuit Board Manufacturing
    V.D. HeydemannS. LauerW. DeckerJ. SlaterJ. Mazurowski
  • Advantages and limitations of ceramic packaging technologies in harsh applications
    Thomas BartnitzekTorsten ThelemannStefan ApelKarl-Heinz Suphan
  • Higher Efficiency Power Module Solutions by Chip Embedding
    Kay S EssigCT ChiuJarris KuoPhidia ChenJean-Marc Yannou
  • High Speed Fluorescent Inspection of Non-visible defects
    Gurvinder SinghChet SureshJohn ThornellWoo Young Han
  • Addressing Flux Dip Challenges for 3D Integrated Large Die, Ultra-fine Pitch Interconnect
    C. Marsan-LoyerD. DanovitchN. Boyer
  • Evaluation of a Lead-Free Ultra Low Temperature Co-Fire Ceramic (ULTCC) Tape Designed for Lamination on Aluminum Substrates and a Compatible Co-Fireable Silver Conductor
    Steven GrabeySamson ShahbaziRyan PersonsCaitlin Shahbazi
  • Transient liquid phase sintering materials (TLPS) vs. conventional solders for high temperature MLCC interconnects.
    John McConnellJ. BultitudeL. JonesJ. Qazi
  • 3D SiP Assembly and Reliability for Glass Substrate with Through Vias
    Ra-Min TainDyi-Chung HuKai-Ming YangYu-Hua ChenJui-Tang ChenDe-Shiang LiuChen-Hao Lin
  • Highly Selective Wet Silicon Etch Chemistry and Process for Advanced Semiconductor Packaging
    Yongqiang LuSian CollinsLaura B. MauerJohn TaddeiJohn Clark
  • Packaging for medical and wellness applications
    A. RouzaudM. CartierJ-C. SouriauG. SimonJ. BrunG. Pares
  • Co-Design and Demonstration of a Fully Integrated Optical Transceiver Package Featuring Optical, Electrical, and Thermal Interconnects in Glass Substrate
    Bruce ChouBrett SawyerWilliam VisRyuta FuruyaFuhan LiuVenky SundaramRao Tummala
  • Novel Mold-free Fan-out Wafer Level Package using Silicon Wafer
    Amit KelkarVivek SridharanKhanh TranKiyoko IkeuchiAnu SrivastavaViren KhandekarRicky Agrawal
  • High Thermal Conductive Die Attach Paste Using Polymer and Micron Size Silver for Power Semiconductor Package
    Howard (Hwail) JinKewei XuLoreto NaungayanJose Quinones
  • Electrical Characterization of Low-Profile Copper Foil for Reduced Surface Roughness Loss
    Qianfei SuA. Ege EnginJerry Aguirre
  • Embedded RDL formation in Non-Photo Polymers using Excimer Laser Ablation
    Habib HichriSeongkuk LeeMarkus ArendtSanjay MalikOgnian DimovRaj SakamuriVenky Sundaran
  • Advanced Wafer Level Packaging of RF-MEMS with RDL Inductor
    Paul CastillouRoberto GaddiRob van KampenYaojian LinBabak JamshidiSeung Wook Yoon
  • The True Cost of Hermeticity in Microelectronic Packaging
    Timothy Dittman
  • Design of BGA Assemblies with Enhanced Thermal Cycle Capability Using Solder Coated Polymer Balls
    Thomas F. MarinisJoseph W. Soucy
  • A Comparison of Immersion Gold and Tin Surface Finishes on Sensing Electrodes for PCB Environmental Saltwater Concentration Sensors
    Robert N. DeanFrank T. WernerMichael J. Bozack
  • High viscosity paste dosing for microelectronic applications
    T. ThomasS. VogesT. BraunS. RaatzR. KahleK.-F. BeckerM. KochM. FliessJ. BauerM. Schneider-RamelowK.-D. Lang
  • Voltammetric Detection of Low Copper Concentrations in Nickel Plating Baths
    Michael PavlovMitchell CoffinDanni LinEugene Shalyt
  • Understanding Whisker Growth: Effect of Substrate and Underlayer
    Piyush JagtapPraveen Kumar
  • Electrodeposited copper-graphite composites for low-CTE integrated thermal structures
    Shreya DwarakanathP. Markondeya RajKaya DemirVanessa SmetVenky SundaramRao Tummala
  • Direct write lithography approach for Panel Level Package
    Hiroshi MatsuiTatsuya NagaoYoshinao Norimitsu
  • Optimization of laser release layer, glass carrier, and organic build-up layer to enable RDL-first fan-out wafer-level packaging
    Alvin LeeJay SuBaron HuangRam TrichurDongshun BaiXiao LiuWen-Wei ShenYu-Min LinTao-Chih ChangHsiang-Hung ChangChia-Wei ChiangHuan-Chun FuK. C. ChenYu-Lan LuKuan-Neng Chen
  • Feasibility Studies on Selective Laser Melting of Copper Powders for the Development of High-temperature Circuit Carriers
    Aarief Syed-KhajaChristopher KaestleJoerg Franke
  • Study of Void Formation Mechanism in Electroplated SnAg Solder Bump
    Koji TatsumiAkio SakaiSyunsuke KawaiTakuma KataseTakashi MiyazawaMasayuki Ishikawa
  • Reliability of SAC 105 and SAC1205N under Drop Tests
    Jia-Shen LanStuwart FanLouie HuangMei-Ling Wu
  • Challenges in Fine Feature Solder Paste Printing for SiP Applications
    Sze Pei-LimKenneth ThumAndy Mackie
  • Reliability of Heavy Gage Aluminum Wire-bonds under High Temperature Aging
    Nishant LakheraEmmanuel LabroyeCatherine ProngaFlorence MolinieSamuel Lesnakowski
  • Simulation and Measurement of Power Distribution Networks (PDN)
    Pin Jen Wang (Alvin)Sharmin IslamFred BarlowAicha Elshabini
  • Novel Core-Shell Conductive Materials for LTCC Metallizations
    Richard StephensonKyle BandaccariHoward Imhof
  • Advances in Wire Bonding Technology for Overhang Applications
    Aashish ShahGary SchulzeNestor MendozaJ.H. YangRob EllenbergIvy QinBob Chylak
  • Package Thickness - Ultrathin WLFO (Wafer-Level Fan-Out)
    Eoin O'TooleSteffen KroehnertJosé CamposVirgilio BarbosaLeonor Dias
  • Ultrasonic Bonding on Unstable Pin
    Henri Seppänen
  • Comparative Modeling and Analysis of Lead-Free Solder Extrusion for the Design of Reliability
    Youngtak LeeDoug Link
  • Unique Silicon Passive Component Technology for Medical implants combining highly flexible integration with outstanding performances.
    Catherine BunelFranck Murray
  • Spurious Turn-On inside a Power Module of Paralleled SiC MOSFETs
    Zichen MiaoKhai D. T. Ngo
  • Advanced wire bonding for high reliability and high temperature applications
    M. GuyenotM. ReinoldY. ManiarM. Rittner
  • Effect of Temperature/Humidity Treatment on Interfacial Reliability on Screen-Printed Ag / Polyimide for Advanced Embedded Packaging Technologies
    Kyu Hawn LeeByung-Hyun BaeMin-Su JeongJeong-Kyu KimYoung-Bae Park
  • Investigation of the Direct Plating Copper (DPC) on Al2O3, BeO or AlN Ceramic Substrates for High Power Density Applications
    Ho-Chieh (Jay) YuJason Huang
  • Ultra thin, low ESL and high frequency performance of high density silicon capacitors
    Catherine BunelFranck Murray
  • Innovative Uses for Plasma Surface Conditioning in the Assembly of Electronic Devices
    Khoren SahagianEd Prack
  • Investigation of the Defect Size and Density in Thin SiON Filmfor Organic Device Encapsulation
    Kunmo ChuKi Deok BaeByong Gwon SongYong Young ParkJaekwan KimWenxu XianyuChang Seung Lee
  • Design and Process Considerations in Transitioning From Aluminum Wire to Aluminum Ribbon
    C. ItalianoY. Mindin M. Oud
  • Joint Healing Thermal Interface Material
    Jingting YangJason StraderSean OrzolekEugene PrussPhillip FosnotJesse Galloway
  • Computer-Aided Predictive Reliability Risk Analysis for High-Temperature Operation of Subsurface Electronics Development
    Josh LiewOtto Fanini
  • Consumable and Process Improvement for Large Copper Wire Bonding
    Tao XuTodd WalkerBernard PonceletJason FuChristoph Luechinger
  • PHOTOLITHOGRAPHY ALIGNMENT MARK TRANSFER SYSTEM FOR LOW COST ADVANCED PACKAGING AND BONDED WAFER APPLICATIONS
    Keith BestSteve GardnerCasey Donaher
  • Evaluating the Effect of SMT Material & Process Variables on Voiding Under QFNs
    Brandon JuddMaria Durham
  • Behaviors of QFN Packages on a Leadframe Strip
    Eric OuyangBilly AhnSeng Guan ChowAnonuevo DexterSeonMo GuYongHyuk JeongJaeMyong Kim
  • Characterizing and solving imaging challenges in thick resists for wafer and panel based lithography applications
    James E. WebbRoger McCleary
  • Glass 3D Solenoid Inductors IPD Substrate Manufacturing Assembly and Characterization
    Chun-Hsien ChienYu-Hua ChenYu-Chung HsiehWei-Ti LinChien-Chou ChenDyi-Chung HuTzvy-Jang TsengRavi Shenoy
  • Effects of Silicon Wafer Bump Pad Structures on Solder and Cu Pillar Flip-Chip Reliability
    Shirley AsoyScott ExonLiping ZhuPeter MoonMichael CarrollShannon Pan
  • Thermal and Electrical Characterizations of Ultra-Thin Flexible 3YSZ Ceramic for Electronic Packaging Applications
    Xin ZhaoK. JagannadhamWuttichai ReainthippayasakulMichael. T. LanaganDouglas C. Hopkins
  • Performance Comparison of High Temperature Pt-Based Sensor Using Pt Core-Shell Powder and Paste
    Richard StephensonKyle BandaccariHoward Imhof
  • Ultra-thin glasses for semiconductor packaging
    Ruediger SprengardMatthias JotzMartin LetzLutz ParthierFredrik PrinceMarkus WoehrmannJ.-U. ThomasMichael Toepper
  • New Low Temperature Alloy Core-Shell Structures for Joining Applications
    Richard StephensonKyle BandaccariHoward Imhof
  • Silicon based cell sorting device: Fabrication, characterization and applications
    Bivragh MajeedChengxun LiuErik SohnLut Van AckerKoen De WijsDeniz SabuncuogluLiesbet Lagae
  • Fire Damage and Repair Techniques for Flash Memory Modules: Implication for Post-Crash Investigations
    Preeth SivakumarJack P. LombardiStephen R. CainMark PoliksJames CashJoseph GregorMichael Budinski
  • Digital Manufacturing and Performance Testing for Military Grade Application Specific Electronic Packaging (ASEP)
    C. Mike NewtonPaul I. DeffenbaughKenneth H. ChurchNathan B. CraneClayton Neff
  • New ferrimagnetic garnets for LTCC-technology circulators
    Lilia QassymGérard CibienRichard LebourgeoisGilles MartinDorothée Colson
  • Correlation of Through-silicon Via (TSV) Dimension Scaling to TSV Stress and Reliability for 3D Interconnects
    Laura SpinellaJang-Hi ImPaul S. HoTengfei Jiang
  • Alternative Metallurgies for MEMS Lid Seal
    Catherine Shearer
  • Pre-applied inter chip fill material for 3D chip stack integration – How to improve bonding quality and reliability
    Kan TakeshitaMakoto IkemotoMasaya SugiyamaHidehiro YamamotoHideki KiritaniJun-Wei ShenTetsuharu YugeHiroya KodamaYasuhiro Kawase
  • Optical Role of Die Bonding for Chip-on-Board White Light Emitting Diode Emitters
    Gunwoo KimYu-Chou ShihFrank Shi
  • PERFORMANCE EVALUATION OF GOLD (Au) WIRE AND RIBBON INTERCONNECTS IN HIGH FREQUENCY CIRCUITS
    Cenk AtalanTaylan Eker
  • 3D TSV-based Inductor Design for a Secure Internet of Things
    Bruce KimSang-Bock Cho
  • A deeper understanding on the motion behaviors of wire during ultrasonic wedge-wedge bonding process
    Yangyang LongFolke DenckerMarc WurzArmin FeldhoffJens Twiefel
  • Plasma Activated Bonding for an Enhanced Alignment Electrostatic Lens
    Elham Vakil AsadollaheiManuel Gamero-Castaño
  • The Impact of Stencil Printing Upon Assembly & Reliability Of 0.3mm Pitch CSP Components
    Mark WhitmoreJeff Schake
  • Proposal of Ultra-fine and High Reliable Trench Wiring Process for Organic Interposer
    Kazuyuki MitsukuraMasaya TobaKousuke UrashimaYoshinori EjiriKenichi IwashitaTomonori MinegishiKazuhiko Kurafuchi
  • Novel glass substrates for minimizing thermal stress development during electronic device packaging process
    Shuhei NomuraShigeki SawamuraYu HanawaYusuke SakaiKazutaka HayashiLtd. Asahi Glass Co.
  • Process development and material characterization of Cu-Cu thermo-compression bonding (TCB) for high-conductivity electrical interconnects.
    Adeel BajwaNiteesh MaratheSivaChandra JangamSaptadeep PalPing-Yu LiuMark GoorskySubramanian S. Iyer
  • Measuring Die Tilt Using Shadow Moiré Optical Measurements; New Techniques for Discontinuous and Semi-Reflective Surfaces
    Neil Hubble
  • Measurement and Modeling of Nuclear Waste in the Double Shell Tanks at Hanford Nuclear Waste Site Using Miniature Sensors
    Aparna AravelliDwayne McDanielAnthony AbrahaoAmer AwwadClarice Davila
  • Assembly Equipment Requirements for Next Generation Advanced Packaging
    Bob ChylakHorst ClaubergTom Strothmann
  • Investigations on the Wire Bonding Capability on Selective Laser Melted Structures
    Christopher KaestleAarief Syed-KhajaJoerg Franke
IMAPSource Conference Papers
Sharma, Anju, Preeth Sivakumar, Andrew Feigel, In Tae Bae, Lawrence P. Lehman, Joseph Gregor, James Cash, and Joseph Kolly. 2016. “Effects of X-Ray Exposure on NOR and NAND Flash Memories during High-Resolution 2D and 3D x-Ray Inspection.” IMAPSource Proceedings 2016 (1): 660–65. https://doi.org/10.4071/isom-2016-THP53.
Save article as...▾

View more stats

Powered by Scholastica, the modern academic journal management system