Ceramic embedding of SiC-semiconductor using cofiring technology

Abstract - The presented work demonstrates our current state in embedding of SiC power electronic dies using Ceramic Multilayer Technology. The novelty of the approach presented includes the cofiring of a semiconductor element with ceramic base material, which demands for a reduced sintering temperature of ceramics (using LTCC or ULTCC based ceramics) in combination with an increased temperature stability of the semiconductor.

Keywords—power electronics, embedding, SiC, LTCC, ULTCC, Multilayer Ceramics

I. INTRODUCTION

SiC-based semiconductors are currently used in the form of diodes and transistors. Within the application power electronics, the devices are used as field effect transistors (MOSFET) or Schottky-Diodes. Conventional assembly and connection technology involves soldering or metal sintering the semiconductor to a metalized ceramic substrate, with electrical contacting on the top using wire bonding technology. For encapsulation, the semiconductor can be injected with a plastic. More innovative approaches integrate the semiconductor into a polymer-based circuit board. Regardless of the type of semiconductor, the current assembly and connection technology (housing, potting compound and connection contacts) can only be operated up to temperatures of 200 °C for a short time and up to 150 °C for a long time. In addition, the housing materials currently used have poor corrosion resistance and mismatched thermal linear expansion. The proposed solution involves developing and establishing a high temperature-stable assembly without principal temperature limit and connection technology for SiC. For this purpose, the components are embedded in a multilayer ceramic package under ceramic-specific firing temperatures, sintered and at the same time electrically and thermally contacted.

II. STATE OF THE ART

A. Ceramic Multilayer Technology

Ceramic Multilayer Technology is an established method for the manufacturing of ceramic microcircuits [1]. The process (Fig. 1) uses ceramic green tapes, manufactured by tape casting, and functional pastes as semi-finished products. During a blanking step the ceramic tapes are cut into defined sizes (up to 8x8 sq inch) and geometrically structured by punching (creation of via holes) or lasing. The via holes will afterwards be filled by stencil printing of a metallization paste, followed by screen printing of a predefined conductor layout. The individually structured and functionalized tapes will be stacked, laminated and sintered. During the sintering process the laminated stack transforms into a highly robust monolithic ceramic body, while the functional structures can be buried into the ceramic. The process allows not only for the integration of conducting structures, but also for the embedding of other passive functionalities like resistors, capacitors or inductors.

Fig. 1. Multilayer Ceramic Manufacturing Process

B. Semiconductor design and selection

SiC semiconductors are used in power electronics mainly for switching high electrical currents (up to several 100 A) and high voltages (up to several kV) in drives and energy converters. Because of its larger band gap, SiC has advantages compared to state of the art Si: higher junction temperatures (Tj ≥ 250 °C, no practical temperature limit by intrinsic carrier density), higher power density and higher switching speed and switching frequency with lower switching losses. Due to the high thermal stability of the SiC, the power and power loss density can be increased during operation, resulting in significantly higher operating temperatures (T > 400 °C) of the chip. The SiC material can endure higher operation temperatures, the first limiting factor is the surface metallization of the SiC chip, which has to withstand these high temperatures. As part of the semiconductor development various metals or metal combinations were examined as
suitable high-temperature process-capable surface platings. SiC chips with selected layer stacks for the power metallization were chosen for the embedding investigations.

III. LTCC EMBEDDING TECHNOLOGY

The initial approach of our work was the integration of a SiC semiconductor device in a pre-metallized and pre-structured LTCC green tape stack using commercially available LTCC tapes. After cofiring at the sintering temperature of the ceramic, a monolithic ceramic pre-package with embedded SiC device is generated (Fig. 2).

That approach requires a precise control of the shrinkage during cofiring. Especially, a lateral shrinkage of ≤ 1% is important for a selective interconnection between the ceramic package and SiC device [2, 3]. Thus a pressure assisted sintering process [4,5] is applied to constrain the shrinkage in the x/y-direction.

The investigation [6] was performed with three commercial LTCC materials: GT 951 (DuPont©), L8 (Ferro©) and 9k7 (DuPont©). These materials have a recommended firing temperature of 850 °C. Further we selected two commercially available Ag via-fill pastes and two commercially available Ag conductor pastes for screen-printing. The embedding experiments were executed with SiC dummy dies with 2 and 5 mm edge length showing ohmic behavior. They were fabricated from a n-doped SiC wafer with a dopant concentration of ≥ 10^{18} cm^{-3}. Top and bottom surface of the SiC dies were covered with a processed ohmic contact Ni3Si layer and a power metallization layer. For the investigation of the embedding process we developed a 2 inch LTCC layout which enables the integration of four equal SiC chips in one process run. After laminating the green substrate with four integrated SiC chips they were co-fired in a box furnace (ATV PEO 603 - Sinterpresse, company ATV Technologie GmbH) under applied sinter pressure p_s. After the firing process the four segments of each substrate were separated by wafer dicing and in addition two segments were cut in the middle of the embedded chip within the same process to enable the documentation of the cross-section. A cross-section of SiC dummy chips with 2 mm edge length embedded in a 2 inch LTCC substrate at specified parameter combinations is illustrated and rated in Table 1.

For the mechanical/electrical embedding investigations we expanded the layout and the technology of the 2-inch LTCC sample preparation by the mechanical embedding of inner and outer contact pads as well as via structures to interconnect four SiC dies with 5 mm edge length inside the LTCC pre-package during sintering. For the embedding process we chose the material 9k7 and we reduced the firing temperature to 750°C at a heating rate of 5 K/min, a sintering pressure of 40 kPa and a dwell time of 2h to treat the SiC device with care. Adapted conductor paths connected the vias with the inner contact pads of the SiC device. We fabricated pre-packages with electrical interconnects between top and bottom side (Fig. 3) without any obvious defects.

Additionally, we evaluated the electrical interconnections of LTCC pre-packages with integrated SiC chips of different power metallizations (Table II) by measuring the resistance between top and bottom side of the package [7], [8]. For best package performance the resistance should be similar to the resistance of the ohmic dummy SiC dies (< 1 Ω).

In-situ measurements of the resistance during heating exhibit the onset of a degradation at 600 °C for the investigated...
power metallizations. At all, these effects are less distinctive at power metallization (B) than at (A) due to the implementation of an extra diffusion barrier. Besides further optimization of the power metallization regarding higher temperature stabilities new materials with lower sintering temperatures had to be developed und qualified for the embedding process.

IV. ULTCC EMBEDDING TECHNOLOGY

ULTCC (Ultra Low Temperature Cofired Ceramics) are a new class of multilayer ceramic materials made of glass-ceramic composites. They can be sintered at very low temperatures (400 °C to 700 °C), making their manufacturing process very energy efficient. These materials seem to be an elegant choice to reduce the temperature load of the semiconductor chips, while maintaining the design freedom of the Multilayer Ceramic manufacturing process.

For ULTCC development, appropriate materials and mixing approaches were derived. The approach concentrated on glass-ceramic composites. These are characterized by a mixture of inert ceramic powders (for example Al₂O₃ or SiO₂) and powder of a low-melting glass. The glass-ceramic composites are densified by non-reactive liquid phase sintering, whereby the glass melts, partially wets the ceramic particles and causes particle rearrangement and pore closure. This is majorly attributed to capillary forces and/or viscous flow. Corresponding material compositions were in a first step analyzed in the form of compacts with focus on density, sintering temperature and microstructure. Table III lists the relevant ULTCC compositions studied and compares the calculated density and the calculated coefficient of thermal expansion (TEC) corresponding to the blend ratios set.

<table>
<thead>
<tr>
<th>Description</th>
<th>Volume ratio filler [%]</th>
<th>Volume ratio glass [%]</th>
<th>Calc. Density [g/cm³]</th>
<th>Calc. TEC [ppm/K]</th>
</tr>
</thead>
<tbody>
<tr>
<td>ULTCC65</td>
<td>65 %</td>
<td>35 %</td>
<td>3.7</td>
<td>3.1</td>
</tr>
<tr>
<td>ULTCC60</td>
<td>60 %</td>
<td>40 %</td>
<td>3.9</td>
<td>3.4</td>
</tr>
<tr>
<td>ULTCC55</td>
<td>55 %</td>
<td>45 %</td>
<td>4.0</td>
<td>3.7</td>
</tr>
<tr>
<td>ULTCC40</td>
<td>40 %</td>
<td>60 %</td>
<td>4.6</td>
<td>4.5</td>
</tr>
</tbody>
</table>

For testing the substrate manufacturing the green tapes were cut, punched, laminated and subsequently fired. Fig. 6 shows a laminate consisting of 4 layers with integrated 0.2 mm punched alignment marks for shrinkage evaluation.
Subsequently the material was sintered in an unconstrained sintering process (without pressure assistance). Table IV shows the determined density, calculated porosity and the measured water absorption of the material sintered at 480 °C/30 min.

**Table IV. Characterization of mULTCC40 after unconstrained sintering**

<table>
<thead>
<tr>
<th>Sample</th>
<th>Sintering profile</th>
<th>Density in g/cm³</th>
<th>Porosity in %</th>
<th>Water absorption in %</th>
</tr>
</thead>
<tbody>
<tr>
<td>mULTCC40</td>
<td>480°C/30 min</td>
<td>5.18</td>
<td>&lt; 1%</td>
<td>0.02</td>
</tr>
</tbody>
</table>

In Fig. 7 the microstructure of the sintered material is presented. The low magnification represents the entire substrate with the magnified pictures focusing on the center and the top region of the substrate. The results show that the sample is well compacted in agreement with the density and water absorption measurements. The residual glass phase in combination with the filler materials can be clearly identified. Besides the initial filler materials (Al₂O₃ and SiO₂) additional secondary phases have formed. They improve the mechanical stability of the ceramic and provide stability during further firing steps.

Due to the need for a precise shrinkage control in the chip embedding step (lateral shrinkage of ≤ 1 %) the ULTCC material must be fired in a pressure sintering process (compare to section III). Thus, an additional shrinkage investigation of mULTCC40 material was performed by a thermal mechanical analysis using the vertical dilatometer TMA 402 F1/F3 Hyperion (Netzsch-Gerätebau GmbH). Cylindrical samples (Ø5 mm x approx. 2 mm) were laser cut out of a ULTCC laminate. During the experiments a uniaxial pressure of 40 kPa was applied to the samples, while the axial shrinkage ($\varepsilon_z$), which corresponds directly to the measured strain, was determined. Fig. 8 shows the results of the TMA measurement.

After a debinding phase at 350°C the ceramic starts to shrink at 400°C until the sintering ends at approx. 500°C. For a dense sintered state an axial shrinkage of about 35% was determined, which must be considered in the design of the future package. The shrinkage behavior under nitrogen atmosphere is comparable to the measurement in air, which is favorable for the stability of the SiC chip power metallization.

Based on these results first mechanical integration experiments for embedding SiC dummy chips in ULTCC material were conducted. SiC dies were embedded in 5 Layer ULTCC laminates, isostatically laminated at 5 MPa and sintered in air (Fig. 9).

The first results show, that crack and delamination free embedding of SiC dummy chips is possible within ULTCC base material. Nevertheless, further studies related to appropriate shrinkage control and implementation of metallization structures must be done.

**V. CONCLUSION AND OUTLOOK**

In this contribution we introduced a new approach to embed SiC semiconductor devices in full ceramic pre-packages to provide higher operation temperatures and better switching properties for power electronic applications. Initial investigations showed that the embedding of SiC power chips can be successfully realized in LTCC manufacturing.
technology using a pressure assisted sintering process. A major drawback of LTCC materials are the high sintering temperatures (> 700°C) leading to a significant temperature load on the power metallization of the SiC chips. This favors degradation and limits their electrical performance. Besides optimizing the temperature stability of the metallization, the reduction of the ceramic sintering temperature is a decisive step to solve these problems. Thus, a new type of low temperature sintering ceramics (ULTCC) was investigated. ULTCC materials were identified, synthesized, transferred into ceramic green tapes and characterized regarding processability, sintering behavior and microstructural properties. The investigation shows that a sintering of these materials below 500°C is possible, combined with the achievement of an attractive pore free microstructures. First mechanical embedding tests were successfully completed. However, the future work on this topic has to deal with additional challenges as follows:

- Further characterization of the physical properties of selected ULTCC materials,
- Development of new metallizations pastes with suitable constrained shrinkage behavior adapted to ULTCC materials,
- Optimization of sintering parameters to reduce free spaces on the sides walls of the embedded SiC dies using sinter simulations and
- Verification of the approach with real SiC semiconductor devices (transistor) regarding interconnection, isolation and switching behavior at temperatures > 300 °C.

ACKNOWLEDGMENT

This work was supported by the market-oriented strategic pre-competitive research (MAVO) from the Fraunhofer-Gesellschaft through grant "MESiC".

REFERENCES