Conformal Silver Films for EMI Shielding of SiP Architectures

Emma E. Pawlickak1, Paul R. Chiarot2
Department of Mechanical Engineering, State University of New York at Binghamton
4400 Vestal Pkwy. E.
Binghamton, NY 13902, USA
Ph: 607-777-3208
Email: 1epawlic1@binghamton.edu, 2pchiaro@binghamton.edu

Abstract
Electrospray printing is an additive manufacturing technique where a precursor solution composed of a solute material in a compatible solvent is subjected to a high electric potential, generating a spray of charged, solvent-encapsulated particles. Due to the high surface area to volume ratio, the solvent rapidly evaporates to deposit dry or partially-wet solute material onto a target surface. Over time, a thin continuous film is formed. Material emitted by electrospray is highly charged and will follow the electric field lines established between the emitter and a grounded target. As a result, this process is best suited for deploying material onto (grounded) conductive surfaces and can be used to create conformal coatings, even on non-line-of-sight surfaces. In contrast, delivering material to insulating surfaces is more difficult due to the accumulation of charge on the target, inhibiting the deposition of the solute and preventing the formation of a continuous film. We report on a new approach to improve deposition on dielectric (insulating) targets by manipulating the electric field and distribution of charge in the vicinity of the target surfaces. Colloidal silver in triethylene glycol monomethyl ether is deployed to create a conformal coating on packages consisting of (i) broadband radiator encapsulated in epoxy molding compound and (ii) a model silicon flip chip assembly. We seek to replace board level shielding and provide electromagnetic interference protection for System-in-Package at frequencies from 100 MHz to 6 GHz, with a target of 60 dB of isolation at 1 GHz.

Key words
Electromagnetic interference protection, electronics manufacturing, electrospray deposition, EMI shielding, thin film manufacturing

I. Introduction
System in package (SiP) architectures require compartmental shielding from electromagnetic interference (EMI) protection. The current practice of board-level shielding is not ideal for space limited environments and creates the need for thin, conformal films that adequately shield high frequencies [1]. Traditional thin film manufacturing processes like chemical vapor deposition (CVD) and sputtering are costly due to their high temperature and low pressure demands, and they offer relatively poor uniformity on complex topographies [2]. An alternative and low-cost manufacturing technique is electrospray deposition (ESD) [3]–[5]. In electrospray, a precursor solution or “ink” composed of a solute material in a compatible solvent is dispensed at a constant flow rate to a microfluidic emitter. A high electric potential is applied and atomizes the solution into a “spray” of solvent-encapsulated solute droplets. This is facilitated by the formation of the Taylor cone, through a balance of electrostatic forces and liquid surface tension, which emits a charged microjet from its apex [6]–[8]. From here, the jet undergoes jet breakup, and the droplets repeatedly undergo fission events as the solvent rapidly evaporates. The dry or partially-wet solute material then continually deposits onto a target substrate and forms thin, conformal films. The processing parameters (flow rate, separation distance, etc.) control the resulting film microstructure, permitting the formation of highly-controlled films with tunable functional characteristics [9]–[15]. Additionally, electrospray is an electrophoretic process with non-line-of-sight targeting to areas not directly exposed to the emitter [16]–[18]. Here, we use ESD to create conformal, silver films on varying topographies to effectively shield electronics from EMI. We present two parallel targets: epoxy molding compound (EMC) test structures and silicon flip chip packages. We aim to provide a minimum of 60 dB of isolation at 1 GHz of applied
frequency, with testing ranges from 100 MHZ – 6 GHz.

II. Materials and Methods

A. Precursor Ink and Deposition Parameters

The precursor ink used in this work is 35 wt.% colloidal silver (≤ 50 nm) in triethylene glycol monomethyl ether (Sigma Aldrich, 736465). The ink is dispensed through a syringe pump (Chemyx) to a microfluidic glass emitter (150 µm, made in-house). The emitter is housed in a T-junction (IdexHS) that also holds a gold electrode to connect to the high voltage supply (model 2290-10, Keithley). Flow rates varied from 1 µL/min – 5 µL/min, and spray times ranged from 5 minutes – 30 minutes, yielding delivery rates from 500 µg/min – 2500 µg/min. To remove residual solvent, samples were cured for 8 hours at 95°C. The setup schematic can be seen in Fig. 1.

B. Target Substrates

We target two substrates using ESD. The first is an EMC test structure to explore the fundamentals of electrospray deposition, and the second is silicon flip chip packages to demonstrate this process on industry-standard samples.

i. EMC Test Structures

The epoxy encapsulated test structure is a low-cost, easily replicable target that can be manufactured in-house. It is composed of a custom printed circuit board (PCB, 25 mm x 15 mm) and a molded epoxy (832TC, Digikey). We examine two epoxy deposit shapes, cuboid and ellipsoid, to examine film conformity and uniformity on two different topographies. The PCB contains three aluminum pads that trace to an SMA connection. The two outer pads provide the film with a continuous connection to ground, and the center pad serves as a broadband radiator to broadcast the supplied signal. The test structure schematic is shown in Fig. 2.

ii. Silicon Flip Chips

The second target is silicon flip chip packages. Blank flip chip substrates were provided by NXP Semiconductors. To more closely mimic industry standard samples, the team bonds a 10 x 11 mm² silicon rectangle (Si:Sb, <100>, 300 µm thick, 0.01 – 0.02 Ω·cm resistivity) to the substrate with an electrically conductive epoxy (9410, Digikey). A schematic of this target can be seen in Fig. 3.

Sprays were conducted onto packages with and without the silicon. Here, the target coverage area includes the silicon to the racetrack, with the intent to conformally coat the “step” created by the silicon die.

C. “Stenciling” Through a Dielectric Constant Mismatch

The electrophoretic nature of electrospray can present a challenge when targeting insulative substrates. In an electrospray, the solute material holds charge that must dissipate upon delivery to allow subsequent charged material
to deposit. When targeting conductors, the charge can rapidly dissipate to ground, thus permitting dense buildup of incoming material. However, on insulators, charge will linger and force the film to quickly reach a point of charge saturation where it can no longer accept incoming charged material, effectively repelling further material delivery, as shown in Fig. 4. This effect makes it difficult to build thick, continuous layers on insulators.

Figure 4. Schematic of an electrospray onto an insulator at (a) $t > 0$, (b) $t \gg 0$ (charge saturation), and (c) a conductor.

To address this issue, we utilize a dielectric stencil to focus material to the underlying target substrate [19]–[21]. The stencil is a carefully selected material with a custom orifice that is placed on top of the target, as shown in Fig. 5. The orifice tracks the edges of the target area, with a gap to account for the behavior of the electric field lines at material interfaces. Here, a 2 mm orifice gap is used. Sprays were conducted with an ABS plastic and silicone rubber (3788T22, McMaster-Carr) stencil. The stencil increases deposition efficiency to the sample due to a dielectric constant mismatch between the stencil material and the target, which will be discussed further in the Results section.

Figure 5. Schematic of a dielectric stencil with flip chip.

D. EMI Testing Setup

Work is in progress to evaluate the functional performance of the films in an EMI testing setup. We aim to establish a relationship between electrospray processing parameters, film microstructure, and shielding performance. To do this, a coated sample is placed in a Faraday cage with a receiver. A 20 GHz signal generator (Anritsu, MG3692C) is connected via a coaxial cable to the sample, and the receiver is connected to a 26 GHz signal analyzer (Agilent, EXA) that measures the attenuated signal, as shown in Fig. 6. Testing occurs at frequencies from 100 MHz – 6 GHz, with a minimum target of 60 dB of isolation at 1 GHz of applied frequency. The collection of data is ongoing.

Figure 6. EMI testing schematic.

III. Results

A. Stencil Performance

Films prepared using the stencil showed a significant increase in deposition. This is likely due to the electrical property mismatch between the stencil and the target, which
relates to the charge decay of the material. The rate of charge decay (1), governed by the permittivity, \( \varepsilon \), and resistivity, \( \rho \), must be lower for the stencil than the target. Charge decay can be expressed as:

\[
Q(t) = \frac{Q_0}{1 + \frac{t}{t_{1/2}}}
\]

where \( Q(t) \) is the charge at time \( t \), \( Q_0 \) is the initial charge, and \( t_{1/2} = \ln 2 \cdot \tau_e \) is the half-life, where \( \tau_e = \rho \cdot \varepsilon \). The slower rate of decay on the stencil allows charge to rapidly build up on its surface and “funnel” material to the target, as shown in Fig. 7. When targeting insulators, the electrical properties of the stencil must be carefully selected to yield a lower rate of charge decay than that of the target.

The depletion region occurs at the interface between two different materials and is likely due to the deflection of the electric field lines. Investigation of these behaviors is ongoing.

B. Film Characteristics and Microstructure

After deposition, samples were cured to remove any residual solvent and optical and electronic imaging were performed to evaluate the film characteristics.

i. EMC Test Structures

The cuboid and ellipsoid test structures were sprayed through a 1 mm thick ABS stencil at 5 \( \mu \)L/min for 30 minutes (2500 \( \mu \)g/min delivery rate). The coated cuboid test structure is shown in Fig. 9. The film conformally coats the top and undercut side of the epoxy to the PCB surface. The spray also conformally coats the ellipsoid test structure, as seen in Fig. 10.

We are investigating several unique stencil characteristics, including an increase in performance after multiple uses, and the origin of the material depletion region around the perimeter of the orifice. The stencil becomes more effective after multiple sprays. We believe this is due to dipole alignment within the stencil after exposure to the electric field used to induce the electrospray. The orifice depletion region occurs whenever the stencil is employed, and can be seen in Fig. 8.
Figure 10. (a) Top view, (b) left side view, and (c) right side view of a silver coated ellipsoid test structure.

SEM imaging was conducted on the cuboid test structure, and is shown in Fig. 11. The film appears continuous, and its roughness is likely due to the underlying surface of the epoxy. Due to this roughness, it is challenging to achieve electrical continuity on the EMC test structures. Sheet resistance measurements via a four-point probe are in progress.

Figure 11. SEM image of a coated cuboid test structure. Scale bar is 50 µm.

**ii. Silicon Flip Chips**

Silicon flip chip packages were sprayed with and without the bonded silicon. Fig. 12 shows a substrate without bonded silicon before and after deposition. The sample was spayed through a 1 mm thick ABS stencil at 1 µL/min for 10 minutes (500 µg/min delivery rate).

Figure 12. An (a) uncoated and (b) silver coated flip chip substrate. The pad array in the center is blacked out.

The film has continuous coverage from the substrate edge up through the center pad array and is extremely reflective. Fig. 13 shows SEM images of the film microstructure.

Figure 13. SEM image of a coated flip chip (a) substrate and (b) solder bump. Scale bar is 50 µm.

The cracks observed in the film are due to internal stress during the cure process and can likely be eliminated with optimized processing conditions. The film is smooth and may have achieved a degree of sintering during the cure process due to the scale of the silver particles (≤ 50 nm). The film is electrically continuous throughout. Two-point conductivity measurements report resistance values of less than 0.7 Ω across a 16 mm distance.
IV. Conclusion

We have used electrospray deposition to create conformal silver films on two targets: EMC test structures (cuboid and ellipsoidal) and silicon flip chips. To overcome the issue of charge accumulation on insulators, we use a stencil with carefully selected electrical properties (a dielectric mismatch) to focus charged material to the orifice and enhance deposition efficiency on the target. The stencil becomes more effective after multiple uses, which is likely related to dipole alignment in the material. The stencil creates a material depletion region on the target that is still under investigation. The deposited films are continuous and electrical continuity is achieved on the flip chip substrates. Future work includes investigating stencil capabilities and behavior as well as collecting EMI shielding data. We aim to link electrospray processing parameters (flow rate, spray time, stencil usage) to optimal shielding performance.

Acknowledgment

Financial support for this work was provided by the Semiconductor Research Corporation (SRC). We would like to thank our industry liaisons from Texas Instruments, NXP, and Intel for their support and feedback on this project. Special thanks to NXP for providing the samples used in this project. We would like to thank our industry liaisons from Texas Instruments, NXP, and Intel for their support and feedback on this project. We would like to thank the Analytical and Diagnostics Laboratory at SUNY Binghamton for use of their equipment.

References


