

## Market & Technology Trends for the Fan- out and 2.5D/3D Packaging Technology




18<sup>TH</sup> INTERNATIONAL CONFERENCE & EXHIBITION ON  
**DEVICE PACKAGING**  
FOUNTAIN HILLS, AZ • [WWW.DEVICEPACKAGING.ORG](http://WWW.DEVICEPACKAGING.ORG) • MARCH 7-10, 2022

**Santosh KUMAR**  
Senior Director  
[santosh.kumar@yole.fr](mailto:santosh.kumar@yole.fr)

# NEW TRENDS & DRIVERS: OPPORTUNITY FOR SEMICONDUCTOR PACKAGING






























IMAPS 18th International Conference on DEVICE PACKAGING | March 7-10, 2022 | Fountain Hills, AZ, USA



# PACKAGING TECHNOLOGIES OVERVIEW


IMAPS 18th International Conference on DEVICE PACKAGING | March 7-10, 2022 | Fountain Hills, AZ USA



ARCHITECTURE		WIRE BOND		FLIPPED DIE		EMBEDDED DIE		2.5D		3D		EMERGING		
		Traditional Packaging		Advanced Packaging		Advanced Packaging		Advanced Packaging		Advanced Packaging		Advanced Packaging		
SUBSTRATE TYPES	IC Substrate (Organic)			FC BGA 		Embedded Si Bridge 		Si Interposers 		3DS TSV 		Hybrid Bonding - SoC on interposer  <small>SOURCE: TSMC</small>		
				FC CSP 		Embedded Si Bridge + Si Interposers 				HBM TSV 				
		WB CSP WB BGA 		FC SiP Metal Shielding 		Embedded Die / Passives 				NAND TSV 		Embedded Multi-Die / Passives  <small>SOURCE: JCET</small>		
		BOC 		Fan-Out on Substrate 		FOPLP 								
	No Substrate	COB 		Fan-Out PoP 						Cu-Cu Hybrid Bonding – WoW 		Hybrid Bonding – SoC in Fan-Out  <small>SOURCE: TSMC</small>		
				Fan-Out 										
		Fan-In (WLCSP) 						TSV, after bonding – WoW 						
Ceramic Substrate		LTCC HTCC 		CPGA 										
Lead frame Substrate		DIP 	SOT/TSOP 	QFN 	FC QFN 									
		QFP, LCC etc.												




## Revenue Split (\$B) and wafer starts (300mm eq.) split




# A RECORD YEAR FOR PACKAGING PLAYERS (PACKAGING REVENUE)

IMAPS 18th International Conference on SEMI/ICP/ACI/ICG | March 7-10, 2022 | Fountain Hills, AZ, USA


Top Packaging Players Ranking by 2019 Revenue [\$M]



Top Packaging Players Ranking by 2020 Revenue [\$M]




YoY Growth [%]



15-20% increase in 2020 revenue compared to 2019, and 2021 is expected to shape up as a “Banner Year” for Packaging Players

ESTIMATED 2021 PACKAGING CAPEX SHARE



# ADVANCED PACKAGING IS NOW AN ESSENTIAL TECHNOLOGY


Big players are committing extensively to 3D/2.5D Packaging



At Intel's Architecture Day 2020, **Intel** introduced “**Process and Packaging**” as one of the 6 Technology Pillars



Samsung Foundry's Competitive Edge in Packaging Technology




**Samsung Foundry** is positioning packaging as a **one-stop total solution**; covering design, memory, logic and package.



In 2020, **TSMC** announced a new 3D/2.5D Packaging family called **3DFabric™**, ready to capture high-end performance computing business



## I/O Density vs IO Pitch






# HIGH-END PACKAGING: SUPPLY CHAIN

IMAPS 18th International Conference on HIGH-END PACKAGING | March 7-10, 2022 | Fountain Hills, AZ USA



## Mapping of Players based on Technology




HYOLE  
Développement

SYSTEMPlus  
CONSULTING



# FAN-OUT PACKAGING SEGMENTATION: TECHNOLOGY & PLAYERS




\*Non-exhaustive list of technologies

# FAN-OUT PACKAGING DEFINITION BY MARKET CLASS

IMAPS 18th International Conference on DEVICE PACKAGING | March 7-10, 2022 | Fountain Hills, AZ, USA



## Core FO vs HD FO vs UHD FO



## Production

## Development



## UHD FO Networking, servers etc.

## HD FO Mobile APE, AiP etc.

**Core FO** RF, PMU, BB, AiP etc.

## HD FO<sub>2-4x</sub> RDL

## Core FO<sub>1-2x</sub> RDL

## UHD FO

## Fan-Out on Substrate

# FAN-OUT PACKAGING MARKET DRIVERS ROADMAP

IMAPS 18th International Conference on DEVICE PACKAGING | March 7-10, 2022 | Fountain Hills, AZ, USA


HPCs



Network  
Switches



APE











5G\*



Radar

RF

Audio Codec  
PMIC



≤2016

2018


2020

2022\*


2024\*

≥2026\*


# FO PACKAGE MARKET DYNAMICS: UHD, HD, AND CORE FAN-OUT




Revenue (\$B)



Wafer (KWSPY,  
300mm eq.)




Avg.ASP per package  
area (\$/mm2)



2.5D/3D

---






# HIGH-END PERFORMANCE PACKAGING – MARKET SEGMENTATION


IMAPS 18th International Conference on DEVICE PACKAGING | March 7-10, 2022 | Fountain Hills, AZ, USA

The market is divided into high-end & mid- / low-end segments



# 2.5D/3D PACKAGING REVENUE- SPLIT BY TECHNOLOGY

IMAPS 10th International Conference on DEVICE PACKAGING | March 7-10, 2022 | Fountain Hills, AZ, USA



# 2.5D/3D PACKAGING ROADMAP: APPLICATION-TECHNOLOGY

IMAPS 10th International Conference on DEVICE PACKAGING | March 7-10, 2022 | Fountain Hills, AZ, USA

TIMELINE

≤2019

2020\*

2021

2022


2023

2024

2025



YMTTC Periphery + Array  
X-Stacking





Intel HBM+GPU  
Kaby Lake-G



Intel FPGA + Chiplets  
Agilex



HPC (x)PU in Servers  
TSMC & Intel – 3D SoC



TYPE OF  
TECHNOLOGY

Hybrid Bonding

Embedded Si bridge


TSV, Micro-bumps

2.5D Interposers

Intel FPGA  
Stratix 10



Samsung HBM  
Flarebolt



Stacked DRAM  
3DS




Google (x)PU  
TPU V3



Samsung HBM2E  
Flashbolt

Nvidia GPU Interposer HBM2E  
A100



Intel Exascale GPU - HPC  
Ponte Vecchio: Co-EMIB



Xilinx FPGA  
Virtex UltraScale



AMD GPU  
Vega Frontier



Nvidia GPU  
Pascal 100



Broadcom (x)PU + HBM  
Jericho2



Intel CPU + Active Interposer  
Intel Lakefield Foveros Core i5-L16G7



Intel (x)PU Ethernet Switch  
Tofino2



HiSilicon CPU (Storage)  
Hi1610 (Now known as Kunpeng)


I/O DENSITY

# HIGH-END COMMERCIAL PRODUCT LAUNCHES – STACKING TECHNOLOGY

IMAPS 18th International Conference on DEVICE PACKAGING | March 7-10, 2022 | Fountain Hills, AZ, USA




Technology	
3D/2.5D TSV	
EMIB	
Co-EMIB	
Hybrid Bonding	
UHD FO	
Foveros	



There are rumors that HBM3+ will use hybrid bonding technology to stack 12 and 16 dies by 2024. It is speculated that Kioxia will release its 3D NAND stack memory using hybrid bonding technology in 2026

## Advantages of Die Partitioning

Die partitioning consists of splitting a die's functions and redistributing them across two or more dies.




>2X Yield Improvement  
>20% Effective Die Quantity Increase

Source: Mediatek

### Better Yield (Cost Efficient)

- Footprint reduction enables saving board surface
- Gain yield due to smaller die size




Source: TSMC

### Performance

- Better interconnection paths
- Higher IO Density

### Possible 3D-IC FPGA partitioning



Source: Xilinx

### Smaller Die Footprint

- Solutions to the large die size floor-planning limitation due to lithography reticle size


# HYBRID BONDING PROCESS FLOW

IMAPS 18th International Conference on DEVICE PACKAGING | March 7-10, 2022 | Fountain Hills, AZ USA

Note: Shown is process flow established by XPERI, but other process developments have been also done in parallel, e.g. Leti, Imec, TSMC.

## W2W process flow

- Used for CIS, F2F logic, 3D NAND
- IN HVM from 2015/2016
- Specialized CMP tools and W2W bonders are used



**XPERI**

Images Source: Xperi

DBI® process flow

## D2W process flow

- Used for heterogenous integration
- LVM expected in 2022
- Specialized CMP tools, singulation tools, and D2W flip chip bonders are used
- Singulated dies from source wafer are cleaned and activated collectively on tape frame (special plasma reactors or atmospheric plasma) are transferred one-by-one to destination wafer



**XPERI**

Images Source: Xperi  
DBI® Ultra process flow




# 3D SOC/SOIC PACKAGING (USING HYBRID BONDING APPROACH)

IMAPS 10th International Conference on DEVICE PACKAGING | March 7-10, 2022 | Fountain Hills, AZ, USA


**Key features of 3D SoC technology:** Heterogeneous integration, scalability & 3D system integration

Heterogeneous integration of KGDs with different chip sizes, functionalities and wafer node technologies




(a) SoC before chip partitioning; (b), (c), (d) Variant partitioned chiplets and re-integrated schemes enabled by SoIC

Exceptional scalability



With the innovative bonding scheme, SoIC enables strong bonding pitch scalability for chip I/O to realize high-density die-to-die interconnects. The bond pitch starts from sub-10 μm. Short die-to-die connection of SoIC has the merits of smaller form-factor, higher bandwidth, better power integrity (PI), signal integrity (SI), and lower power consumption compared to the current industry state-of-the-art packaging solutions.

Holistic 3D system integration




SoIC integrates both homogeneous and heterogeneous chiplets into a single SoC-like chip with a smaller footprint and thinner profile, which can be holistically integrated into advanced WLSI (aka CoWoS and InFO). From external appearance, the SoIC is just like a general SoC chip yet embedded with desired and heterogeneously integrated functionalities.

# TSMC'S NEW ADVANCED PACKAGING BRANDING

IMAPS 18th International Conference on DEVICE PACKAGING March 7-10, 2022 | Fountain Hills, AZ USA


TSMC has introduced 3D Fabric Technology Segmentation in 2020



F2F Technology	3D-IC	SolC	SolC_UHD
Structure			
Bump pitch	36 μm	9 μm	0.9 μm
Bump Density	1.0X	16.0X	1600.0X
Speed*	1.0X	11.9X	11.9X
Bandwidth Density**	1.0X	191.0X	19100.0x
Power Consumption (Energy/bit)	1.0X	0.05X	0.05x

TSMC's InFO integration with an LSI is called InFO-L or InFO-LSI, and follows a similar structure with the new addition of it integrating this new local silicon interconnect intermediary chip for communication between two chips.


CoWoS-L is the new variant of TSMC's chip-last packaging technology. It adds in the Local Si Interconnect in combination with a RDL to achieve higher bandwidth than just an RDL packaging implementation (CoWoS-R) and will be more cost-effective than a full silicon interposer implementation (CoWoS-S).





# 3D SOC/SOIC PACKAGING (USING HYBRID BONDING APPROACH)

IMAPS 10th International Conference on DEVICE PACKAGING | March 7-10, 2022 | Fountain Hills, AZ, USA

## 3DFabric building blocks



- SoC/TSV
- SoIC hybrid bond
- Si, RDL, embedded Si/RDL interposers
- Integrated IPDs/DTC
- Mass reflow/LAB/TCB
- Substrate
- TIM & Thermal
- PCB (BGA/LGA)



Path to SoIC: technical requirement

- From Bump to SoIC
  - Bonding alignment accuracy: 5-20um (bump) to <0.5um (bumpless)
  - Bonding interface defect: 10um to <1um
  - Topography: um to nm
  - Die warpage: 60-100um to 10-20um
- Stringent equipment capability & process control critical for high yield




Types	Application	Production Status	Key players
W2W	CIS, 3D NAND	HVM	Sony, YMTC, Samsung, TSMC, Global Foundries
D2W/D2D	Heterogeneous integration (logic to logic, logic to memory, logic to active Si interposer)	Qualified, HVM in 2022	TSMC, AMD, Intel, Samsung, UMC, Global Foundries
	3D memory (HBM, 3DS), logic to logic	Development, HVM in 2023/ 2024	Samsung, SKHynix, Micron, TSMC

Hybrid bonding for D2W and D2D, nevertheless, comes with severe technological challenges:

- Unprecedented placement accuracy below 200 nm at each point of the chip
- ISO 3 cleanroom class at the processing area to ensure void-free bond interfaces
- High productivity of > 3000 units per hour (UPH)
- CMP: Recess between Cu and dielectric
- Dicing method to ensure minimum particle generation



During Intel Architecture Day 2021, Intel announces Foveros Direct using hybrid bonding. Planned to enter the market in 2023, enlarging Intel's advanced packaging toolbox. As such, EMIB and Foveros will be Mix and Match -ed for High Performance Computing Applications..



## Continued leadership in advanced packaging


### Embedded Multi-die Interconnect (EMIB)



bump pitch **50-40 microns**

- leads industry
- first 2.5D embedded bridge solution
- products shipping since 2017


### Foveros Technology



bump pitch **50-36 microns**

- wafer-level packaging capabilities
- first-of-its-kind 3D stacking solution


### Foveros Omni



bump pitch **~25 microns**

- next gen Foveros technology
- unbounded flexibility with performance 3D stacking technology for die-to-die interconnect and modular designs

### Foveros Direct



bump pitch **< 10 microns**

- direct copper-to-copper bonding for low resistance interconnects
- blurs the boundary between where the wafer ends and the package begins

# INTEL PROCESSOR WITH 2.5D STACKING TECHNOLOGY

IMAPS 16th International Conference on DEVICE PACKAGING | March 7-10, 2022 | Fountain Hills, AZ, USA

## Intel's Foveros in the Samsung Galaxy Book S (1/2)




Samsung Galaxy Book S


Samsung Galaxy Book S Teardown

PCB Board

Intel Core i5-L16G7 3D Package




## Cross-Section (Optical View) of Intel Core i5-L16G7 3D Package







## AMD package roadmap



Migration from micro bump to hybrid bond: >15X interconnect density compared to microbump  
 >200X Connection Density Compared to On-Package 2D Chiplet  
 > 3X Interconnect Energy Efficiency Compared to micro bump 3D




Source:AMD

Last year, AMD demonstrated the 3D chiplet stacking called 3D V-Cache. The Ryzen 5000-series microprocessors incorporate one or two Core Complex Dies (CCDs) along with an I/O Die (IOD). The V-Cache is a 64 MiB SRAM die that is said to be fabricated on TSMC's 7-nanometer process. The V-Cache die is thinned and is then stacked directly on top of each CCD directly above the existing L3 cache area using hybrid bonding.


Two AMD products are planned to be launched in 2022 using hybrid bonding:

- AMD Ryzen processor with incorporated 3D V-Cache™ technology dedicated to gaming applications.
- Milan-X CPU with 3D V-Cache™ technology allowing SRAM Cu-Cu interconnection with CPU based on Zen 3 architecture (TSMC 7nm+) dedicated to server applications.





## Applications of DBI®: W2W Hybrid Bonding




Source: Xperi

XPERI




Source: Xperi

## Sony Image Sensor Example



SONY



DBI wafer fabrication has been in volume production since 2015 (Sony CIS implemented in Samsung Galaxy S7) on **W2W** level, for **CMOS image sensor (CIS)** solutions in high-end smartphones. Next big applications are expected for Industrial (barcode reader, surveillance camera, and machine vision) and Automotive (ADAS)

# STACKED MEMORY WITH HYBRID BONDING

IMAPS 18th International Conference on DEVICE PACKAGING | March 7-10, 2022 | Fountain Hills, AZ USA



## YMTC'S 3D NAND X-STACKING in GLOWAY SSD

Gloway 512GB SSD



Opening of Gloway 512GB SSD




YMTC 128GB 3D NAND X-Stacking

Total 4x 125GB found in top/bottom PCB



Cross Section of 3D NAND X-Stacking

3D Hybrid Bonding




Gloway 512 GB SSD is targeted to enable faster boot-up, shutdown, application load and response, due to YMTC's new 3D Hybrid Bonding X-Stacking technology from YMTC. There is a shorter communication path between CMOS and NAND cells as compared to 3D NAND, hence, Gloway is expected to read/write 20 times faster (Sequential Read Speed: 540 MB/s and Sequential Write Speed: 450MB/s) as compared to a normal hard drive. More reliable, stable and durable than a hard drive by using 3D NAND technology.

The bonding interface is done by chemical bonding between the two wafers, NAND Array and Periphery CMOS. The physical interaction between the dielectric material and the metal material in the two wafers forms the bond – Hybrid Bonding.

# SAMSUNG'S ADVANCED PACKAGING TECHNOLOGY ROADMAP

AI/HPC/Server Platform revolves around High-end Packaging



Source: Samsung Foundry



## Samsung's H-Cube

### H-Cube Structure & Features

2,5D Package

Logic Chip


6 HBMs

Si Interposer

Fine-pitch Substrate

HDI Substrate

Hybrid substrate



H-Cube™ Package Structure Concept - Source: Samsung

- ✓ Improved reliability
- ✓ Minimized signal loss or distortion
- ✓ Lower cost

# Thanks!

---

