

More than Moore with Silicon Photonics Chiplets in Package (SCIP)

Vivek Raghunathan

Senior Principal Engineer & Product
Architect, Silicon Photonics
Optical Systems Division

Sukeshwar Kannan

Principal Engineer, Silicon
Photonics Packaging
Optical Systems Division

Han Peng Goh

Director, Platform Development,
Silicon Photonics
Optical Systems Division

Reza Sharifi

Sr. Manager , Packaging
Global Operations



Datacenters: Powering Everyday Cloud Applications



\$100B Annual Capex Spend
by Cloud with 15% CAGR¹

19.5 Zettabytes of
Cloud Data Movement²

Per hyperscale datacenter
> 100k Servers
> 10k Switches
> 1M Optical Interconnects

Source:


1. 650 Group, Cloud Total Market and Forecast Report

2. Cisco Global Cloud Index, <https://blogs.cisco.com/news/acceleration-of-multicloud-era>

3. Left: Digital Realty's Loudoun Three campus in Ashburn, Virginia. Photo courtesy of Digital Realty

4. Right: Google's Council Bluffs, Iowa Data Center. Photo courtesy of Google

Datacenter Scale-out Requires Massive Fabric Connectivity





>25%

annual growth for intra-datacenter traffic*

	Compute and storage resources pooled within datacenter and across regional zones
	Requires long-reach, low-latency interconnects
	Fabric increasing as % spend and power consumption of infrastructure



* Source: CRN, <https://www.crn.com/news/data-center/why-public-cloud-data-center-spending-is-at-an-all-time-high>

Datacenter Scale-out Requires Massive Fabric Connectivity



* Source: CRN, <https://www.crn.com/news/data-center/why-public-cloud-data-center-spending-is-at-an-all-time-high>

Complexity of Each Rack Unit Box in the Datacenter



600M Ports Shipped in 2020¹


1. E16A_Ethernet_Switch_Layer_2&3_WW_Tables_1Q21

150M Units Shipped in 2020²

2. LightCounting 2Q21 Quarterly Market Update, 17 June, 2021




Traditional Rack Unit System Design Does Not Scale Efficiently



Traditional Scaling Approaches Introduces Undesirable Inefficiencies in Power, Size and Cost

Copper I/O Approaching a Limit



Each interface in the link between ASIC and Optics adds *analog* loss, requiring additional SerDes Power

The losses grow with each generation of interface speed, but analog efficiency is quickly falling behind Moore's Law.


Most importantly, the system doesn't scale efficiently with channel count and BW

A. Björlin, "Breaking the Bandwidth Barrier: Silicon Photonics Optical I/O", SEMI Americas Virtual Forum, 2021

Highly Dense, Short RF Channel Connection between ASIC and Optics is more Power Efficient




Analog I/O Efficiency of the Front Plate Pluggable (FPP) System




I/O Efficiency for the FPP System is limited by the FPP PCB Connector


Moving Optics Closer Improves I/O Efficiency



Co-packaged Optics (CPO) with Silicon Photonics Chiplets




Top View: Multi-Chip Package with ASIC die and Silicon Photonics Chiplets in Package (SCIP) providing optical I/O





Cross-section View: CPO with SCIP I/O

SCIP based CPO for I/O Efficiency Improvement




Vivek Raghunathan, "Data Center Requirements and Technology Roadmap Panel Discussion," OIDA Workshop on Developments in Co-Packaging Technologies for Data Centers, 30 March 2021, online.

SCIP Integration Enables High Density System Design




Architectural Migrations Enabled by SCIP I/O


High-Density
Switch interconnect




GPU to GPU
Interconnect



Resource
Pooling







Memory
Disaggregation



Bandwidth	25.6-51.2Tb/s	2.4-4.8Tb/s	8Tb/s	8Tb/s
Power Density	< 10 pJ/bit	< 5 pJ/bit	< 5 pJ/bit	< 5 pJ/bit
Latency	μs	μs	μs	100s ns


SCIP I/O Platform Building Blocks



ASIC Silicon	Mixed Signal IC	Optical Devices & Fabs	Advanced Packaging & Test	Silicon Photonics
<ul style="list-style-type: none">• Core switch, SerDes and DSP in leading node• Sustained generational differentiation	<ul style="list-style-type: none">• Power and performance optimized in both SiGe and CMOS	<ul style="list-style-type: none">• 50M lasers/year from internal fabs• High-volume optical manufacturing• High-power, multi-wavelength sources	<ul style="list-style-type: none">• TSV/2.5D/3D integration• CoW/CoC Assy• MCM Packaging• Reflow compatible optics assembly• Wafer-level test• Fiber Connector	<ul style="list-style-type: none">• High-density Photonics Integrated Circuit (PIC) design• Modulators and PDs in silicon• Low-loss SOI waveguides


Key Technology Integration needs to maximize I/O efficiency

8CH SCIP I/O in a traditional transceiver form factor




- 8CH SCIP CPO in a Transceiver Module
- Silicon Photonics engine is co-packaged with a Digital Signal Processor die
- 100Gb/s Serial Interface between DSP and Silicon Photonics Engine Chiplet
- ~12mm x 26mm MCM Package
- Integrated laser with custom detachable optical connector interface
- 8CH SCIP based CPO is solder reflowed to the PCB demonstrating the reflow capability of Broadcom's optical I/O.


Channel Tx – Diff IL : 2dB for SCIP vs 16dB for an FPP



Channel Rx – Diff IL: 2.5dB for SCIP vs 16dB for an FPP



The Anatomy of a Fully Integrated 8CH Silicon Photonics Engine






Alexis Björlin, "Breaking the Bandwidth Barrier: Silicon Photonics Optical I/O", SEMI Americas Virtual Forum, 2021

- Digital Signal Processor with 8 x 100Gbps Analog Serial I/O to SCIP
- Silicon Photonics Chipllets in Package (SCIP) Include
 - Photonic Integrated Circuits (PIC) for optical light modulation and light detection
 - EIC w/TSV Chiplet for Electrical to Optical Conversion and Optical to Electrical Conversion
 - Laser for Optical power supply
 - Optical I/O lens interface for light coupling in and out of the detachable fiber connector

SCIP I/O: Advanced Packaging Technology Building Block





Laser Integration



- Hybrid Integration of III-V Laser on a PIC wafer
- Chip on Wafer of Laser to PIC wafer
- AuSn Eutectic bonding process

SCIP I/O: Advanced Packaging Technology Building Block




EIC w/ TSV Chiplet



- TSV Last Integration on BiCMOS wafer for 3D integration
- ~75 um thin wafer
- 1L RDL and Cu pillar w/ Solder Cap on one side and UBM on the other side

SCIP I/O: Advanced Packaging Technology Building Block

PIC-EIC CoC




- CoC bonding of EIC-PIC using TC-CUF Process to form a Silicon Photonics Engine Chiplet (SCIP I/O)
- 130um min bump pitch



SCIP I/O: Advanced Packaging Technology Building Block

Optical I/O Lens

Optical I/O lens interface
(Not visible in the x
section)






- Optical I/O lens assembled to PIC edge facet using Epoxy
- Light Coupling interface for fiber connector
- 127 um I/O Lens/ Fiber Channel pitch
- Reflow compatible optical lens assembly



SCIP I/O: Advanced Packaging Technology Building Block: MCM Packaging



MCM Packaging




- Co-packaging 8CH Silicon Photonics Engine Chiplets with Digital Signal Processing (DSP) Chiplet
- 8 x 100Gbps Serial Interface between the DSP and SCIP
- 2 Die MCM Assembly using standard reflow process
- 150um min bump pitch

Scaling Core Technologies for 32CH SCIP in a 5 Die MCM


High Density Optical Connector




Pitch Matched IO




High Density Integration
(reduced Interconnect length)



High Density Optical Component




Platform Scaling to 128 CH using 4 x 32 CH SCIP I/O




- CPO Switch with 256 Channels of 100G Serial I/O in “Half Electrical I/O” and “Half Optical I/O” configuration with 128 Channels each
- 4 x 32CH Silicon Photonics engine is co-packaged with a Tomahawk4 Switch ASIC to provide optical I/O
- 67.5 mm x 75mm MCM Package
- External Laser Providing Optical Power to Silicon Photonic chiplets
- Detachable Fiber connectors with 3 different fiber types for Tx, Rx and Laser

Scaling SCIP I/O based CPO






SCIP Leading ‘More than Moore’ CMOS IO Scaling



Silicon Photonics platform provides “More than Moore” approach to improve Analog I/O efficiency

Silicon Photonics Packaging– Foundry Investment Trends

- Low insertion loss SolC interface (hybrid bonding) between EIC/PIC & TDV (through dielectric via) in PIC
- Exciting development and investment in chip stacking – wafer to wafer and chip to wafer bonding




Source: TSMC – Hotchips 2021

GlobalFoundries, Arm Close in on 3D Chip Integration

3D interconnects could shorten delays within processor cores

BY SAMUEL K. MOORE | 20 AUG 2019 | 3 MIN READ |


Source: GF – Face-to-face Hybrid Wafer Bonding



Source: TSMC – 3DFabric

Packaging is King – Silicon Photonics OSAT Investment Trends

- OSATs increasing investments in processes specific to optical chiplet packaging
- Examples: KOH V-groove, fan-outs, fiber attach




Blue = Specific for optical packaging

Source: ASE – EPIC 2020

Summary and Ecosystem Call-to-Action

- SCIP based CPO with integrated silicon photonics provides a step improvement in I/O efficiency of next gen high speed interfaces
- Chiplet ecosystem partner investment in Foundry, EDA, Assembly and Test is crucial
- SCIP platform can scale to serve the I/O needs beyond ethernet switching to next generation compute and memory system connectivity





BROADCOM[®]

connecting everything[®]