

New momentum in semiconductor: Impact of Ecosystems

A European case study



Sylvie Joly
Partnership manager 3D & packaging

CEA-Leti, Grenoble, France





Semiconductor: the return of industrial policy



Redeploying semiconductor production



More than 50 advanced 300mm fabs are under construction thanks to government incentives

Agenda



World semiconductor economy: Europe's position







World semiconductor economy: Europe's position

Europe: a dynamic land





Automotive 36% SC market



Industry 28% SC market




Infrastructures 13% SC market



European strength ecosystem: 3 pillars









Top research centers (SC) & High quality education

Semiconductors fabs : mature nodes and focus on mixed signals

OEM leading their industry











Chips for Europe Initiative and Security of Supply

Three pillars of the Chips Act





- Bridge the gap from lab to fab by creating large innovation capacity and a resilient and dynamic semiconductor ecosystem (Pillar 1)
- Enhance existing and developing new pilot lines (Pillar 1)
- Increase european production capacity from 6% to 20% of the global market by 2030 and address the skills shortage (Pillar 2)
- <u>cea</u>
- Contribute to the security of supply and strengthen the resilience of the semiconductor ecosystem in the Union by supporting first-of-a-kind facilities (Pillar 2&3)

IMAPS 19th Conference on DEVICE PACKAGING | March 13-16, 2023 | Fountain Hills, AZ USA Impact on European ecosystem (1/3)

"Increase european production capacity" (Pillar 2)



The plans are to invest an initial 17 billion euros into a leading-edge semiconductor fab mega-site in Germany.

- Construction is subject to the EU Commission and the German authorities approving the subsidy.
- With the start of production, we will use our latest transistor technologies for manufacturing and serve the demand of the Foundry customers.
- As part of the investment, Intel will employ around 7,000 construction jobs over the course of the build and will create 3,000 permanent high-tech jobs at Intel, and tens of thousands of additional jobs across suppliers and partners.





IMAPS 19th Conference on DEVICE PACKAGING | March 13-16, 2023 | Fountain Hills, AZ USA

Impact on European ecosystem (2/3)

"Increase european production capacity" (Pillar 2)



Crolles Mega Fab



Extension of STMicroelectronics existing 300mm fab
 (up to 1,1M wafers in 2026)


- GlobalFoundries and STMicroelectronics 5,4B€ joint investments with EU CHIPS ACT and France 2030 incentives
- 1000 people hiring and impact on full ecosystem (universities and engineering schools, suppliers, etc)



Impact on European ecosystem (3/3)

Bridging the gap from lab to fab





- Reinforce design capacity by providing a virtual design platform
- Enhance existing and developing new pilot lines
- Accelerate the development of quantum chips
- Expand skills and set up a network of competence centres
- Faciliate SME access to equity and loans through a dedicated chips Fund





European RTO alliance



11500 researchers



41.500 m2 cleanroom



€1.400 million annual budget



More than 180 startups created





Pan-European alliance For European Technology and Innovation Leadership



leti

cea



Pilot Line for advanced nodes

finFET, GAA and beyond: 10nm -> sub-2nm for logic and memory incl. leading edge equipment & 3D-5OC (chiplet) demonstration

Pilot Line for 10nm FD-SOI - 5nm-class GAA incl. embedded memory, compatible with 3D-system (chiplet) integration

EUROPEAN NEW SYSTEM CONCEPT DEMONSTRATION

Design & system integration infrastructure

Design & design technology for adv. CMOS, Advanced simulation capabilities on devices, circuits, & systems, chiplets ...

System integration technologies for SoC integration



1. FD-SOI NextGen (10-7 nm) pilot line



18nm


life.augmented



28nm FD-SOI 25nm T_{BOX}



22nm





GF-Leti partnership

Current markets: MCU, Imagers, 5G/6G, IoT, RF, Wearables

2022-2026 Techno Development FD-SOI 10-7nm

- Strained SOI wafer
- Transistors boosters
- **MEOL** integration
- **Embedded NVM**
 - MRAM by imec, FeRAM by FhG, OxRAM, PCM by Leti...
- Full benefit of bodybiasing
 - EDA tools and IP
- Process Design Kits
 - provided to all European partners who want to assess the technology

2025-2027 Specific Development for key markets

- Computing
 - MCU
 - Data fusion MPU
 - Edge AI/ML
- More-Than-Moore markets
 - Automotive
 - 5G/6G chips
 - RF Connectivity
 - IoT devices
 - **Smart Imagers**
 - Smart sensors
 - Cybersecurity
 - Wearables
 - Health devices...
- Quantum
 - Qubits on Si
 - CryoCMOS
 - Trusted IC
 - New space devices...

2026-2030 Breakthrough to nanowire/sheet technology






ECS BROKERAGE **EVENT 2023**









3. Advanced heterogeneous system integration



FMD Pilot Line - Advanced Heterogenous System Integration (AHSI)

Module Chip-Design

- Design Enablement
- Circuit Design
- Design for System Integration

Module Next Generation Power

Module Advanced Silicon Solutions

Module RF / Optoelectronics

Module Advanced Packaging

- Multiple materials / components / subsystems
- High precision assembly
- High density substrates
- Chiplets

Module Characterization, Test & Reliability

Markets, Customers, Application Industry

- Automotive
- Aerospace
- IDMs and Foundries
- Health
- Energy
- Consumer

• ..


ECS BROKERAGE EVENT 2023



Example of PREV

project & vision





unec

- The partners in the platform provide a set of 300mm technologies, open to any user, in order to fabricate prototype Edge Al chips (a few units) required by the user for non commercial purposes.
- Proposals are examined by the partners to verify feasibility, cost and delay.
- Proposals can come via DIH, KDT projects, directly.
- The user receives the prototypes and test them in its field of application.

000669

Europe has competitive strengths at the global scale





CEA Leti, a european R&D Leader, located in a land of innovation



Unique ecosystem: French Silicon Valley



EDUCATION















DESIGN











TECHNOLOGIES



intel





















NETWORK CLUSTER & FUNDING













SYSTEM APPLICATION







A long tradition of cooperation: research, education, industry



In the 50's, three men have anticipated and prepared the future



1904-2000 Louis Néel **Nobel prize in Physics** Founder of CEA-Leti Grenoble



1914-1968 **Louis Weil**

Former Dean of the Grenoble University




Paul-Louis Merlin Industrial and founder of Merlin-Gérin


(Schneider Electric, 1920)



Bring out innovations in Semiconductors: The example of IRT Nanoelec, a public-private strategic partnerships




22 core partners and nearly 300 associated partners










Semiconductor @ Leti, a living ecosystem





since 1973

GRENOBLEALPES IMAPS 19th Conference on DEVICE PACKAGING | March 13-16, 2023 | Fountain Hills/AZ USA

AN EXCEPTIONAL QUALITY OF LIFE!

























The path is arduous, the task is not easy. But together we can do it."

Ursula von der Leyen



Thank-you!

Save the date





Sylvie Joly
Partnership manager 3D & packaging

CEA-Leti, Grenoble, France

cea-leti.com

Sylvie-j.joly@cea.fr

T. + 33 (0)4 38 78 39 46

M. + 33 (0)6 45 15 02







