

Glass Core Substrates

Opportunities for CHIPS and MMI - from Research to Manufacturing

Madhavan Swaminathan

Dept. Head Electrical Engineering

William E. Leonhard Endowed Chair

Director, CHIMES (an SRC JUMP 2.0 Center)

The Pennsylvania State University

Emeritus Professor, ECE & MSE, Georgia Tech

Former Director, 3D Systems Packaging Research Center (PRC), Georgia Tech

Why is Packaging of National Importance to US?

- Global semiconductor industry projected to become a trillion-dollar industry by 2030 (Source: McKinsey & Company)


- 55 years to become a 0.5T industry
- Expected to double in the next 10 years
- Drivers: Computing/Storage, Wireless, Automotive,

- US losing Leadership


- Chip
 - Less than 12% of Semiconductor Manuf. in USA
- **Packaging**
 - **Less than 2% of Substrate Manuf. in USA**
 - **Less than 6.5% of Flip-Chip bumping in USA**

- 2022: CHIPS for America Act

- Establish Onshoring Capabilities and U.S. Leadership
- \$52B Investment (**\$11B for R&D & Workforce Development**)



Emerging Distributed & Edge Computing





Ref: Jeff Burns, "Systems and Architectures for Distributed Compute", SRC Workshop, 2022.

<https://www.inovex.de/de/blog/edge-computing-introduction/>


Need for Chiplets & Heterogeneous Integration

1




Source: EDAPS Keynote, 2021

2



Source: AMD


3



Courtesy: GT-PRC, Chip Scale Review, 2022









1. Higher yield using smaller dies in advanced nodes (dis-aggregation & re-aggregation)
2. Shorter time to design with smaller dies from optimized legacy technology nodes with enhanced functionality.
3. Move towards **HETEROGENEOUS INTEGRATION**.

Packaging Landscape



S. Ravichandran & M. Swaminathan, Heterogeneous Integration for AI Applications: Status & Future Needs, Chip Scale Review, 2022

Heterogeneous Integration Comparison


	2D/2.5D integration						3D Integration	TSV-based		Non-TSV
	Silicon			Organic		Glass Interposer (Mukhopadhyay, et al. '19)		3D IC /w TSV [Zhang, et al. '18]	Hybrid Bonding [Chen, et al. '19]	3D Glass Embedding [Ravichandran, et al. '19]
	TSV Interposer (Martwick, et al, 2016) 	Si Bridge (EMIB) (Mahajan, et al, 2019) 	Silicon IF (Jangam, et al, 2018) 	Organic Interposer (Turner, et al, 18) 	Chip-last Fanout (Wang, et al 2019) 					
Status	Commercial	Commercial	Research	Commercial	Development	Research		Commercial	Commercial	Research
Dielectric constant	3.9	3.9*	3.9	3.0*	3.2	2.5-3.0		3.9*	3.9*	2.5-3
IO pitch	50 μm	45 μm	10 μm	55 μm	40	55 μm		40 μm	10 μm	20 μm
Interconnect length	5 mm	5 mm	0.5 mm	6 mm	1 mm	2.5 mm		75 μm^*	50 μm^*	35-50 μm
Interconnect density	250 IO/mm/layer	300 IO/mm/layer	n/a	25 IO/mm/layer	500 IO/mm/layer	250 IO/mm/layer		625	10000	2500
V_{swing}	1.2 V	1 V	1 V	0.15 V	1 V	1 V		0.7 V*	1 V*	1 V
R_{on}/C_{Tx}/C_{Rx} ($\Omega/\text{F}/\text{F}$)	39/0.4p/0.4p	50/0.5p/0.5p	30/50f/50f	n/a	50/0.4pF/0.4pF	30/0.3pF/0.3pF		n/a	n/a	50/50f/50f
Data rate/IO	2 Gbps	5 Gbps	4.21 Gbps	20 Gbps	9.5 Gbps	9.2 Gbps		1.69 Gbps	n/a	1.86 Gbps
Bandwidth density	500 Gbps/mm	1500 Gbps/mm	1300 Gbps/mm	500 Gbps/mm*	4750 Gbps/mm	2300 Gbps/mm		1.76 Tbps/mm ² *	n/a	4.65 Tbps/mm ²
Energy-per-bit	1.025 pJ/bit*	1.2* pJ/bit	0.4 pJ/bit	0.58 pJ/bit	0.78 pJ/bit*	0.36 pJ/bit		76.2 fJ/bit	7 fJ/bit*	11.2 fJ/bit
* Derived metric							* Derived metric			

- ❑ 3D Integration necessary to reach fJ/bit.
- ❑ Bandwidth density much higher with 3D integration.
- ❑ Enables disaggregation and reaggregation of memory.


S. Ravichandran and M. Swaminathan, Chip Scale Review (2022)

Why Glass?

Substrate Core	Silicon	Organic		Glass
		Laminates	Fanout (Epoxy Mold Compound)	
	Material properties			
Surface roughness (nm)	<10	400-600	> 1000	<10
CTE (ppm/K)	2.9-4	3-17	16-30	3-9
Young's modulus (GPa)	165	10-40	22	50-90
Moisture absorption	0	0.04%	1-2.5%	0
Thermal conductivity (W/m.K)	148	0.9	0.5-0.75	1.1
	Physical Dimensions			
Package size (mm)	35x35	70x70	50x50	100x100
Panel/Wafer size	300 mm	710 mm ²	300 mm / 510 mm ²	710 mm ²





- ☐ Smoothness enables dense connectivity between chips
- ☐ Tailorable thermal expansion improves reliability
- ☐ Stiffness eases manufacturability
- ☐ Zero moisture absorption improves stability
- ☐ Low thermal conductivity isolates hotspots
- ☐ Dielectric insulation improves performance
- ☐ Large area panel processing which reduces cost



S. Ravichandran & M. Swaminathan, *Heterogeneous Integration for AI Applications: Status & Future Needs*, Chip Scale Review, 2022

Glass Interposer for Computing: Recent Research Results



Cross section of the 3D embedded die with die-to-die interconnects

Christopher Blancher, Mohanalingam Kathaperumal, Fuhan Liu, and Madhavan Swaminathan, ECTC 2023




Fig. 3. 15 μm L/S on M1 of 8ML panel




Fig. 5. 5 μm half-pitch wiring from M3






Fig. 4. Microvias from M2 to M1 on 8ML panel



Courtesy: Serhat Erdogan, Ph.D. Student, GT

Lab – to – Fab Funnel



Tech Transfer to High Volume Manufacturing for Computing



❑ SK Group to Locate First of its Kind Glass-based Semiconductor-part Venture in Covington, GA (Absolics) Interactions with GT-PRC

❑ Announcement by Governor Brian P. Kemp (Atlanta, GA – October 28, 2021)


❑ Company will invest more than \$473 million in this unprecedented venture and will create more than 400 new jobs in Newton County

❑ Groundbreaking Nov '22

❑ Low Volume 2024; High Volume 2025

<https://www.georgia.org/press-release/sk-group-locate-first-its-kind-glass-based-semiconductor-part-venture-covington>

Wireless Communication: 6G & Beyond






- ☐ Applications emerging in Augmented Reality, Virtual Reality, Teleportation, eHealth
- ☐ Pervasive Connectivity: 10^6 devices/km² (5G) to 10^7 devices/km² (6G)
- ☐ Capacity: 20Gbps (5G) to 1Tbps (6G)
- ☐ Unmanned mobility: Autonomous transportation with high reliability & low latency
- ☐ Intelligent Communications!

Marco Giordani, Michele Polese, Marco Mezzavilla, Sundeep Rangan, and Michele Zorzi, "Towards 6G Networks: Use Cases and Technologies", *IEEE Communications Magazine* 2020

Rappaport et. al Millimeter Wave Mobile Communications for 5G Cellular: It Will Work!



Backhaul Link & Access point Requirements




Courtesy: Adapted from Shahriar Shahramian, Bell Labs – Nokia

Enabling Connectivity @ sub-THz Frequencies

Scalable Antenna Array






- ☐ $\lambda/2$ lattice for Antenna Array and interconnects (AiP)
- ☐ Enough elements to achieve appreciable gain
- ☐ 1dB or less loss between PA output and Antenna Array
- ☐ Efficient heat removal



Panel/Wafer Scale Packaging


IMAPS 19th Conference on DEVICE PACKAGING | March 13-16, 2023 | Fountain Hills, AZ USA

Goal: Ultra-thin 0.5mm-1mm
Thermal 100-200W/cm²





Fan-Out Wafer Level Packaging Comparison

Substrate	eSiFO (Silicon)	TSMC InFO (Epoxy Mold)	This approach (Glass)
Material properties			
Relative dielectric constant (ϵ_r)	3.9	2.8-3.2	2.5-3.2
Loss tangent $\times 10^4$ ($\tan\delta$ @ GHz)	10 @ 10	80 @ 58	3-50 @ 10
Surface roughness (nm)	<1	> 1000	<1
CTE (ppm/K)	2.9-4	16-30	3-9
Young's modulus (GPa)	165	22	50-90
Moisture absorption	0	1-2.5%	0
Thermal conductivity (W/m.K)	148	0.5-0.75	1.1






Package parameters			
Interconnect density (IO/mm/layer)	750	125	500
Package size (mm)	35x35	20x20	100x100
Substrate thickness	Thinning	Thinning	Handling
Reliability	Additional PKG	Warpage	CTE Tailored
Panel/Wafer size	300 mm	500 mm ²	710 mm ²




- ❑ Single die or Multiple dies in cavity
- ❑ Minimum Die Shift (2um)

- ❑ No Assembly w/ Fine I/O Pitch (20-40um)
- ❑ Double Sided


Glass Packaging for 6G Wireless (140GHz): Recent Research Results




Thermal




Via Array on Bottom Side



Filters



Embedded InP



Antenna Array with Embedded CMOS

Qorvo® Wins U.S. Government Project to Create Advanced, State-of-the-Art, RF Semiconductor Packaging Center

GREENSBORO, NC – November 5, 2020 – Qorvo® (Nasdaq:QRVO), a leading provider of innovative RF solutions that connect the world, has been selected by the U.S. government to create a State-of-the-Art (SOTA) Heterogeneous Integrated Packaging (SHIP) RF production and prototyping center. The SHIP program will ensure that microelectronics packaging expertise and leadership is available for both U.S. defense contractors and commercial clients that require design, validation, assembly, test and manufacturing of next-generation RF components.

The exclusive SHIP Other Transaction Agreement (OTA), worth up to \$75 million, was awarded to Qorvo by the Naval Surface Warfare Center (NSWC), Crane Division. This program is funded by the Office of the Undersecretary of Defense for Research and Engineering's (OUSD R&E) Trusted and Assured Microelectronics Program (T&AM), and is administered by the Strategic & Spectrum Missions Advanced Resilient Trusted System (S²MARTS) Other Transaction Agreement (OTA), managed by National Security Technology Accelerator (NSTXL).

Under the SHIP program, Qorvo will design and deliver the highest levels of heterogeneous packaging integration. This is essential to meet the size, weight, power and cost (SWAP-C) requirements for next-generation phased array radar systems, unmanned vehicles, electronic warfare platforms and satellite communications.

James Klein, president of Qorvo Infrastructure and Defense Products, said, "We are honored to be selected to establish state-of-the-art RF packaging capability for the U.S. Department of Defense (DoD). This award reflects Qorvo's proven track record as a global leader in RF technology with over 35 years of experience. As part of this collaboration, Qorvo will expand its proven capabilities in Texas to create a SOTA facility that best serves the needs of the U.S. government and commercial customers."

Qorvo's U.S.-based capabilities include advanced manufacturing, packaging and testing for both high- and low-power applications ranging from DC to






- ❑ Qorvo wins SHIP RF Center
 - \$75M from US Government
 - GT-PRC will focus on **Glass Based Advanced Packaging** for RF (Dates: June 2022 – May 2024)

<https://www.qorvo.com/newsroom/news/2020/qorvo-wins-us-gov-project-to-create-advanced-state-of-the-art-rf-semiconductor-packaging-center>

Radio on Glass Module Prototype (128 Element Linear Array)

IMAPS 19th Conference on DEVICE PACKAGING | March 13-16, 2023 | Fountain Hills, AZ USA





- ❑ 16 Slot Antenna Array w/ WR-6 Waveguide Interface
- ❑ 3D Glass Solutions & Nokia Wireless

M. Elkhoully et al. RFIC 2020

10 Year Metric Vs SOTA


Metric & Drivers	Metric (10 Years)	State of the Art (SOTA)
Electrical IC Parallelism & Volume Scaling (AI, DC, M)	IO density 16M/mm ²	IO density 10K/mm ²
	BW Density > 500Tbps/mm ² ; <0.01 pJ/bit	BW density 28Tbps/mm ² ; 0.021 pJ/bit (ARM/GT IEDM 2020)
Cooling & Power Delivery (S, C, H, AI)	Power 1000W; Current density 2–5A/mm ² ; Efficiency >80% (HIR 10 year)	Power 400W; Current Density 1A/mm ² ; Efficiency <70%
	Current 50 KAmps; Power 50kW; PDN Power <1KW (2%); Efficiency>80%	Current 18 KAmps; Power 10KW; PDN 5KW (33%); η <67% (Tesla Dojo)
Wireless IC & I/O (C, S, H)	Insertion Loss <1dB (PA output to Antenna input) @ 0.3 – 1THz; DARPA ELGAR 1dB	Insertion Loss >5dB in D-Band (110–170 GHz) (ComSenTer)
	Antenna efficiency >90% @ 0.3–1THz	Antenna efficiency >90% (< 100GHz)
	SNR 30dB (128 QAM)	SNR 20dB (128 QAM) D-Band
Photonic/Optic IC and Chiplet Communication (AI, C, DC)	Coupling loss < 0.9dB; Misalignment; +/-1mm	Coupling Loss ~ 1dB (O-Band)
	100 (Tbps/mm)/(pJ/bit) (link-level)	1 (Tbps/mm)/(pJ/bit) (DARPA PIPES)
	Bandwidth (BW) Reconfigurable ICs between chiplets; 0.5-5Tbps aggregated BW	NA
Reconfigurable Circuits & Modules (AI, S, DC)	Optical gain/laser integration via photonic wire bonds (PWB) and/or mono-int. (DARPA LUMOS)	Laser is off-chip → requiring packaging (costly & not reliable)
	100 TOP/J, 1ns latency, infinite bit-resolution MAC ops (DOD Labs e.g., AFRL, ARL)	<5 TOP/J, 1000+ns latency, 4-12 bit
Active & Passive Devices for Heterogeneous Integration (C, S, DC)	AI accelerator: 10–100 fJ/MAC, 1–50 TMACs/mm ² , 1ns–25 ps operation (Google X)	0.5–1 pJ/MAC, 0.5–1 TMAC/s/mm ² , 0.5–1 GMVM/s, and 1–2 us per MVM
	EO Modulator: ER > 12dB; BW > 15GHz per channel; (next Gen AIM Photonics components)	NA
	Interposer Waveguides; losses < 0.1dB/cm	1.5dB/cm
	Interposer Filters for WDM: filter sharpness > 15dB over < 0.2nm BW (AIM Photonics Foundry)	NA



www.chimes.psu.edu

JUMP 2.0 Center @ Penn State (14 Univ. Partners)

Penn State leads semiconductor packaging, heterogeneous integration center




- Center for Heterogeneous Integration of Micro Electronic Systems (CHIMES)
- Supported by the Semiconductor Research Corporation (SRC)'s Joint University Microelectronics Program 2.0 (JUMP 2.0), a consortium of industrial partners in cooperation with the Defense Advanced Research Projects Agency (DARPA)



<https://www.psu.edu/news/engineering/story/penn-state-leads-semiconductor-packaging-heterogeneous-integration-center/>

Ultra-dense Heterogeneous Integration Platform – Next 10 Years



CHIPS Act

□ Opportunities for packaging through CHIPS Act:

- National Semiconductor Technology Center (NSTC)
 - Includes packaging but unclear up to what extent.
- **National Advanced Packaging Manufacturing Program (NAPMP)**
- **Manufacturing USA Institutes (3 Institutes)**

		YEAR 1	YEAR 2	YEAR 3	YEAR 4	YEAR 5	
9906(c)	NSTC	\$2B	\$2B	\$1.3B	\$1.1B	1.6B	-
9906(d)	NAPMP	\$2.5B					
9906(e)	NIST Metrology	\$500M					
9906(f)	Manufacturing USA Institute						

National Advanced Packaging Manufacturing Program (NAPMP)

IMAPS 19th Conference on DEVICE PACKAGING | March 13-16, 2023 | Fountain Hills, AZ USA

1. IBM (www.asicoalition.org) is expected to lead a major coalition
 - Hub & Spoke model being proposed feeding into pilot lines and manufacturing facilities
2. Possible University Center of Excellence (UCE) hub on Panel Scale Packaging (TRL 1-3)
 - Sub-THz Advanced Communication


NAPMP Target Areas

Technology innovation


Create an R&D environment advancing the state-of-the art in advanced packaging.

Ecosystem support

Investments to bolster the growth in domestic capacity and enhance capabilities for competitive edge.



Co-design and simulation




Chiplets



Pilot packaging facilities




Tooling and automation



Materials and substrates



Sub-THz Wireless Communication




Source: Eric Lin, Interim Director, CHIPS Research and Development Office, NIST

www.asicoalition.org Courtesy: Scott Sikorski, IBM


Manufacturing USA Institute on Glass Packaging

IMAPS 19th Conference on DEVICE PACKAGING | March 13-16, 2023 | Fountain Hills, AZ USA

- ❑ Institute Focused on Advanced Packaging for Advanced Communications (TRL 4-7)
- ❑ Request for Information (RFI) submitted to NIST (<https://www.regulations.gov/comment/NIST-2022-0002-0069>
Total submissions=94)
- ❑ Partner universities from the Mid-Atlantic HUB
- ❑ Focus on Wafer Level Glass Packaging (Research from UCE transitioned into prototyping)




- Penn State
- GaTech
- Qorvo
- 3DGS
- AMAT
- Schott
- Menlo
- Corning
- Synopsys
- iNEMI
- Boeing
- Absolics
- GWU




Pennsylvania
New York
Delaware
Maryland
New Jersey
Massachusetts
Washington, DC

Manf. USA Institute – What needs to happen


IMAPS 19th Conference on DEVICE PACKAGING | March 13-16, 2023 | Fountain Hills, AZ USA




- ❑ Glass core substrates: Surface roughness, CTE, modulus, moisture absorption like Si but dielectric insulator and large area (500mm) to reduce cost.




- ❑ 10um/20um pitch through core vias with 20:1 aspect ratio




- ❑ 10um L/S (mmWave)
- ❑ 8+ Metal Layers
- ❑ 1um L/S with good adhesion (mixed signal)




- ❑ 35um C2S (mmWave)
- ❑ <10um assembly pitch C2S (mixed signal)
- ❑ No cracking or delamination




- ❑ Low Dk (3.0), Low Df (10⁻⁴) dielectrics; 5-100 um thick
- ❑ Air Dielectrics



- ❑ Antenna in Package
- ❑ Patch/Slot antennas
- ❑ Base station / Handset



- ❑ Through & Blind Cavities
- ❑ CMOS/InP 75-150um die thickness
- ❑ <1dB loss



- ❑ Thermal Insulator (1W/mK)
- ❑ Thermal Mgmt (>400W/mK)

End User
EDA Optimization
Substrate
Assembly & Test
Equipment Manf.
Materials

- ❑ Supply Chain Eco-system needs to come together

Courtesy: SIP RF Team, ASIC

