



Chiplets Integration: Simplifying the Landscape

Mike Kelly | VP, Advanced Package & Technology Integration

Dave Hiner | Sr Director, Package Development

George Scott | Director, Package Development

March 2023




19TH INTERNATIONAL CONFERENCE & EXHIBITION ON
DEVICE PACKAGING
FOUNTAIN HILLS, AZ • WWW.DEVICEPACKAGING.ORG • MARCH 13-16, 2023






Agenda

- 1 Chiplet and Heterogeneous Trends
- 2 Packaging Landscape and Tradeoffs



Compute: Follow the Data




Advanced Packaging Solutions for Chiplets

Amkor Packages	FCMCM	2.5D (TSV)	S-SWIFT® HDFO (RDL)	S-Connect HDFO + Bridge Die	3D Stack (Cu Hybrid Bonding)
Status	HVM	HVM	Qualified/ Customer projects	Development/ Customer projects	Development/Internal
Package structure					
Market	Computing, Automotive	Computing	Computing, mobile	Computing	Computing
Drivers	Multi-die High thermal	Large modules HBM memory	2-10 chiplets Form factors	Large modules Improved PDN	Ultra-fine pitch 3D chiplets

Substrate SWIFT® (S-SWIFT®)



- ▶ Multi-layer RDL w/copper and organic dielectric
- ▶ Max 6 layer w/2 μm line/space capability
- ▶ 3 μm nominal Cu line height
- ▶ 3 μm nominal PI between Cu
- ▶ Flexible solution
 - ▷ Fine pitch support for L1 down to 40 μm pitch
 - ▷ Plated Cu pillar or LF solder for L2 bumps





HDFO (S-SWIFT®)


6L RDL Stack, Full Qual Pass

- ▶ TC Condition G: 5000x PASS
- ▶ **TC Condition B: 5000x** **PASS**
- ▶ uHAST 256 Hrs: PASS
- ▶ HTS 1000 Hrs: PASS


- ▶ 2022-2023: 4L and 6L Qualified
- ▶ 2024: Capacity and Readiness
- ▶ 2025: Production



Die to HDFO Cu Pillar




Module to Subst. Cu Pillar




Bridge Technologies (S-Connect)

- ▶ Extended technology of SWIFT® and S-SWIFT®
- ▶ Bridge technology with embedded silicon connect die for inter-chip connection
- ▶ IPD embedment for better power and signal integrity



S-Connect Build Image – TV1



S-Connect (Bridge)

- ▶ Platform development ongoing
- ▶ Roadmap is customer driven

2022	2023	2024	2025	2026
TV1 reliability Platform development	TV2 qualification	Initial production Qualification 2024	First product ramp	Capacity expansion

Package Construction Tradeoffs

Die-to-Die Interface Requirements

- ▶ Total die-to-die BW
- ▶ Line speeds
- ▶ Latency
- ▶ Bump pitches
- ▶ L/S
- ▶ Layer count

Power Delivery Requirements

- ▶ $V = L di/dt$
- ▶ Power supply strategy
- ▶ Proximity to the die
- ▶ Cap locations & value

Module Size Substrate Requirements

- ▶ Number, size and physical configuration of the multiple die
- ▶ Module warpage
- ▶ Defect density = yield

Power Dissipation Requirements

- ▶ Operating frequency
- ▶ Clocking strategies
- ▶ Power density
- ▶ ΘJ_c

Module Definition



Package Construction Tradeoffs (typical)

Die-to-Die Interface Requirements

- ▶ Bump pitches
- ▶ L/S
- ▶ Layer count



Module Definition




L/S	Bump Pitch	Layer Count	Construction
>10 μm	>100 μm	2 layer	Substrate
1.5-10 μm	30-40 μm	4 layer	RDL
<1.5 μm	<30 μm	6 layer	Silicon
		>6	

Package Construction Tradeoffs


Power Delivery Requirements

- ▶ Proximity to the die
- ▶ Cap locations & value



Passive Type	Distance to Die Edge	Distance to Die Core	Terminal Pitch	Construction
Ceramic	mm	mm	0.1-1.0 mm	FCBGA
DTC Type	>50 μm	30-50 μm	>100 μm	HDFO (S-SWIFT®)
		10-30 μm	<100 μm	Bridge: S-Connect

Module Definition






000043

Design Considerations

Module Size Substrate Requirements

- ▶ Module warpage
- ▶ Defect density = yield





	HDEO Module						
	fcCSP	FCBGA	CoW	BSM SOC	DRAM/ Molded Die	Modules 2.xD	SiP
MR	○	○	○	○	○	Conditional	○
TCB	○	○	Conditional	○	Conditional	X	X
Top LAB	○	○	○	X	X	X	Conditional
Reverse LAB	○	○	○	○	○	○	○
Application	 Silicon chip bonding				 Molded package	 Silicon interposer	 Passive component

Module Definition

Power Dissipation Requirements

Power Dissipation Requirements



- ▶ Power density
- ▶ Theta J_c



- ▶ TV: 60 BD TTV (25.6 x 25.6 mm² die)
- ▶ Cooling method: Cold plate with water (20°C)
- ▶ Center Θ_{JC} results

Amkor Metal TIM Status

- ▶ FCLBGA 52.5 mm BD/25.6 x 25.6 mm² die
- ▶ Process optimization completed
- ▶ Internal qualification completed
 - ▷ >95% metal TIM coverage after reliability test
- ▶ Modules (2.xD) 2023-2024



Conclusions

- ▶ Chiplets and heterogeneous integrations are here to stay
- ▶ These approaches offer many new ways to achieve new product architectures
- ▶ Keeps PPAC on track for the future of our industry
- ▶ Requires more from advanced IC packaging
- ▶ OSATs and Foundries are responding in a logical, straightforward manner to enable this (this despite the plethora of new acronyms)
- ▶ 2D module first, augmented by 3D as required for performance and differentiation



Thank You

Learn more at Amkor.com

amkor.com/packaging/ | amkor.com/technology/