

# Immersion tin plating enabling reliable wettable flanks on QFN packages

Arjan Hovestad<sup>1</sup>, Tarun Basu<sup>2</sup>, Chris Scanlan<sup>3</sup>

<sup>1</sup>Meco Equipment Engineers B.V, The Netherlands

<sup>2</sup>Sytron Pte Ltd, Singapore

<sup>3</sup>Besi Netherlands B.V, The Netherlands


# Lead frame based bottom terminated IC packages

**SYTRON**



Rapid growth in the automotive industry due to the increase in electronic components in cars and the expanding electric vehicle market\*:


- Form Factor
  - Low foot print
  - Low thickness (<1 mm)
- Production cost reduction
  - Low failure rates
- Electrical and thermal performance
  - Heat dissipation to PCB




\*M. A. Mangrum, "Side Wettable Flanks for Leadless Automotive Packaging", Semiconductor Engineering Whitepaper, October 10, 2020,

\*U. Welzel, et.al., "Wettable-Flanks: Enabler for the use of bottom-termination components in mass production of high-reliability electronic control units", SMTnet Technical Library, May 23, 2018.

# Leadframe assembly processing flow




# High reliability requirements

**SYTRON**

- Underside solder joints are not visible on mounted packages in automatic optical inspection (AOI).
- On the optically visible sidewalls a solder fillet does not form.
- Automatic X-ray inspection imposes package lay-out restrictions.
- Solder filler on the flanks of the package leads improves the reliability of solder joints.



# QFN lead frame assembly processing flow



# Immersion tin plating

Immersion tin solder finishes:

- + Planar flat surface
- + Very good solderability
- Exposed tin oxidation risk
- Tin whiskering risk





**> 2  $\mu\text{m}$  thickness**









**Self limiting at < 1.5  $\mu\text{m}$  thickness**

# Immersion Tin process flow


**SyTRON**

# Sidewall surface roughness

Company	Sidewall	Surface Roughness [Sdr]*	Solderability test
A		0.04	Pass
B		0.02	Pass
C		0.03	Pass
D		0.05	Pass
E		0.04	Pass
		<b>0.07</b>	<b>Fail</b>




Lead side-wall cross-section



\*Sdr = Developed interfacial area ratio

# Selective cleaner mechanism

Surface oxidation /  
contamination




Selective cleaner





Contamination residues in surface  
roughness valleys removed

Cleaner



Contamination residues in  
surface roughness valley's




# Immersion tin plating process

**SYTRON**

**Besi**

1. Fine-grained tin crystal structure
  - Smooth and uniform tin layer
  - Reduces tin whiskering\*
  - More uniform copper-tin intermetallic layer



2. The autocatalytic immersion tin process
  - Thickness 2 – 4  $\mu\text{m}$
  - Reaction kinetics are purely heat driven: 70-75°C

Immersion time [min]	30	45	120
Thickness [ $\mu\text{m}$ ]	1.5-2.0	1.9-2.7	3.2-4.9
	1.5-1.9	1.9-2.4	3.0-4.8
	1.6-1.9	1.9-2.2	2.9-3.4

\*K. Whitlaw, et.al, "A new fine-grained matte pure tin for semiconductor lead-frame applications", Circuit World, vol. 32/1, 2006, pp. 23–30.

\*M. Tsujimoto, et.al, "The Elimination of Whiskers from Electroplated Tin", NASF Surface Technology White Papers, vol. 78(12), 2014, pp. 9 – 18.

# Solderability (JEDEC J-STD-002E)




**SyTRON**



	Zero Hour	8h steam aging at 93°C/80-90%RH	16h dry bake at 150°C
<b>QFN 5x5 -32L</b>			
<b>Sidewall</b>	100% solder coverage (6/6)	100% solder coverage (6/6)	100% solder coverage (6/6)
<b>Lead</b>	100% solder coverage (6/6)	100% solder coverage (6/6)	100% solder coverage (6/6)
<b>Pad</b>	100% solder coverage (6/6)	100% solder coverage (6/6)	100% solder coverage (6/6)

# Intermetallic formation after steam aging



## PAD



Total Thickness	Intermetallic layer	Remaining Tin layer
-----------------	---------------------	---------------------

3.1 μm	2.7 μm	0.4 μm
3.3 μm	2.9 μm	0.4 μm




## LEAD



Total Thickness	Intermetallic layer	Remaining Tin layer
-----------------	---------------------	---------------------

3.0 μm	1.5 μm	1.5 μm
3.2 μm	1.8 μm	1.6 μm

## SIDE WALL



Total Thickness	Intermetallic layer	Remaining Tin layer
-----------------	---------------------	---------------------

3.0 μm	1.1 μm	1.9 μm
3.3 μm	1.7 μm	1.6 μm


8h steam aging at 93°C/80-90%RH

# Tin whisker test


No whiskers observed on lead flanks after (JESD22-A121)

1. 4000h storage @  $30 \pm 2^\circ\text{C}$  and  $60 \pm 3\%$  RH
2. 4 week storage + tin reflow pre-condition and
  1. 4000h storage @  $55 \pm 3^\circ\text{C}$  and  $85 \pm 3\%$  RH
  2. 1500 cycles:  $-55^\circ\text{C}(+0^\circ/-10^\circ)$  ;  $85^\circ\text{C}(+0^\circ/-10^\circ)$


Package type	Tin thickness [ $\mu\text{m}$ ]	
	Minimum	Maximum
20L QFN 5x5	2.1	2.8
24L QFN 4x4	2.1	2.6
26L QFN 4x6	2.0	2.6
32L QFN 5x5	2.0	2.9




20 VQFN 5x5  
Sample #1 – No whisker



26 VQFN 4x6  
Sample #3 – No whisker




24 VQFN 4x4  
Sample #2 – No whisker



32 VQFN 5x5 – Sample #4  
No whisker

# Glass ceramic test



Sidewall fully soldered after zero hour, 16 hours dry bake and 8 hours steam aging

# Summary



The presented immersion tin process produce good quality tin wettable flanks on exposed copper side-walls of singulated QFN packages mounted on singulation tape.

- 2 - 4  $\mu\text{m}$  fine-grained, uniform and smooth tin layers.
- 0.5-1.5  $\mu\text{m}$  of unreacted tin left after aging yields full side-wall, lead and pad solder wetting according to JEDEC J-STD-002E standard solderability tests for component lead durability.
- No whiskering observed after standard aging test for tin whiskering (JESD22-A121).
- Further qualification tests at leadless package and automotive electronics suppliers are on-going.



# THANK YOU !

FOR MORE INFORMATION  
[arjan.hovestad@besi.com](mailto:arjan.hovestad@besi.com)

[WWW.BESI.COM](http://WWW.BESI.COM)  
[SYTRON.NET](http://SYTRON.NET)