



Wafer Level Packaging for High-Brightness LED Lighting with Optimized Thermal Dissipation and Optical Performance

Liang Wang, Gabe Guevara, Rey Co, Ron Zhang, Roseann Alatorre

Invensas Corporation

03/12/2014

iMAPS 03/2014

001787

*10th International conference and
Exhibition on Device Packaging*



INTERNATIONAL MICROELECTRONICS
ASSEMBLY and PACKAGING SOCIETY

- Introduction
 - Invenzas
 - LED packaging Market
- Technology
 - Industry status
 - Invenzas focus
- Program
 - Invenzas WLP LED
 - Flip chip
 - Wafer bonding
 - Laser liftoff



- **Formation:** Founded in 2011 as a wholly owned subsidiary of Tessera Technologies, Inc. (Nasdaq:TSRA)
- **Goal:** Develop and commercialize breakthrough semiconductor interconnect solutions and IP in Mobile, Storage and Cons. Electronics
- **Core Focus:** “Interconnectology”: advanced interconnect, semiconductor packaging, memory circuitry, modules, 3D TSV architecture
- **Company:** 50+ Employees (1/3 PhD). **Headquarters:** San Jose, CA.

Assembly Prototyping Capabilities at Invensas

IMAPS 10th International Conference on Device Packaging (March 10-13, 2014) Fountain Hills, AZ, USA

Die Placement



- FC Bonder
- Accuracy $\pm 2 \mu\text{m}$
- Flux Dip, TCB, Dispense
- C2C, C2W
- High-force, Ultra Low-force

D/A Print



- Auto alignment
- Wafer level printing
- Proflow for fine features
- ProActive (Ultrasonic squeegee)

Wire Bond



- Gold/Copper wire-bonder
- Fine-pitch
- Low Loop

Underfill



- Jet Dispense
- Volumetric Control
- Repeatability $25 \mu\text{m}$
- 350 x 350mm Work Area

Cure



- Batch Ovens
- Convection
- Vacuum
- Inert Gas Flow (N_2)

Flux Clean



- Centrifugal Action
- Zero Discharge
- Ionic Contamination Tester*

Reflow



- Lead Free Certified
- 10 Heat 3 Cool Zones
- CDA or N_2 Cover Gas

Encapsulation




- Transfer Mold
- Compression mold capable
- Film capable
- Vacuum assist

Downloaded from https://www.imaps-conferences/article-pdf/2014/ICP/001787/2360676/2014dpc-wp35.pdf by guest on 03 January 2023

Industry status, **Invensas focus**

IMAPS 10th International Conference on Device Packaging | March 10-12, 2013 | Fountain Hills, AZ USA



Reference: Yole Development, SemiconWest, 07/2013

Invensas solution to LED industry challenges

Light efficiency: charge balance in MQW, maximized aperture ratio, full-area mirror


Light extraction:
Internal: Roughened GaN, high-index layer, nanoparticles,
External: large array molded micro lens

Light conversion:
integrate phosphor in high-index polymer as micro lens

Electrical design: current spreading layer on both p and n sides

Thermal management:
Maximized thermal dissipation area


Cost: full WLP
Large wafer size (>8")



Challenges for LED packaging

iMAPS 10th International Conference on Device Packaging March 10-13, 2013 | Fountain Hills, AZ USA

Packaging cost is very high




Parallel process → lower cost

Thermal management is very demanding




Max. heat dissipation path → better performance

Electrical field distribution is not optimal



uniform electric field → higher efficiency

The phosphors degrade impacting white light



remote phosphor → longer lifetime

LED Packaging cost

iMAPS 10th International Conference on Device Packaging | March 10-13, 2013 | Fountain Hills, AZ USA

- LED package currently ~50% of LED lamp cost
- DoE roadmap targets: >10x reduction for LED package cost





Figure 1-1. Projected cost track for an LED-based A19 60W replacement lamp






Figure 1-2. Projected LED package cost track Source: Yole Development

High Performance LED with Thermal Walls /vias


Top view



Section view



Bottom view



- An LED device with distributed walls or vias connecting to a common doped region w/ a transparent conductive layer for uniform current distribution.






- Maximal thermal dissipation rate from active device stack to substrate (thermal path on 5 sides)
- High aperture ratio (>90% area of wafer emitting light)
- Optimal design for light output (mirrors on 5 sides)
- True wafer-level process all the way (no chip handling) for high throughput at low cost
- Uniform current spreading on both electrodes
- Big chip size for high brightness
- Scalable to large wafer size

Structure design





iMAPS 10th International Conference on Device Packaging | March 10-13, 2013 | Fountain Hills, AZ USA



Downloaded from <http://meridian.allenpress.com/iMAPS-conference/article-pdf/2014/DP/C/001787/2360676/2014dpc-wp35.pdf> by guest on 03 January 2023

Wafers before dicing


iMAPS 10th International Conference on Device Packaging | March 10-13, 2013 | Fountain Hills, AZ USA




LED / sapphire

Si interposer

Reflow Flip chip: GaN LED - Si submount




3D map of Si die with
solder bumps: ~30um height,
~110um pitch





After flip-chip and reflow

Die attach and wire bond


IMAPS 10th International Conference on Device Packaging | March 10-13, 2013 | Fountain Hills, AZ USA



Si die, 4.1mmX2.5mm




Front side of PCB,
5mmX5mm,
Blue area: solder mask.




36 wire bond pads on
a die

After wire bond

IMAPS 18th International Conference on Device Packaging | March 10-13, 2013 | Fountain Hills, AZ USA




Top view of wire bond example



Side view of wire bond example

Packaged LED parts lighting


MAPS 001 International Conference on Device Packaging | March 10-13, 2013 | Fountain Hills, AZ USA




Downloaded from <http://meridian.allenpress.com/imaps-conferences/article-pdf/2014/IPC/001787/2360676/2014dpc-wp35.pdf> by guest on 03 January 2023

Electrical Characterization of 6 LED devices


iMAPS 18th International Conference on Device Packaging | May 10-13, 2013 | Fountain Hill, AZ, USA



Wafer-level warpage



Room temperature




Reflow temperature

- Wafer-level warpage is one key challenge for wafer level packaging.
- LED/sapphire wafer: $CTE(\text{sapphire}) > CTE(\text{GaN}) \rightarrow$ warpage towards sapphire.
- Si interposer wafer: $CTE(\text{metal routing}) > CTE(\text{Si}) \rightarrow$ Warpage changes upon temperature.

Sapphire wafer, Moire viewed from back side


iMAPS 14th International Conference on Device Packaging (March 19-19, 2014) | Fountain Hills, AZ, USA

21°C




— Upper Left to Lower Right (AB) — Lower Left to Upper Right (CD)
Min AB: -0.9 Max AB: 0.8 Min CD: -0.8 Max CD: 0.4 (mils)

100°C



— Upper Left to Lower Right (AB) — Lower Left to Upper Right (CD)
Min AB: -0.8 Max AB: 0.6 Min CD: -0.7 Max CD: 0.2 (mils)


150°C



— Upper Left to Lower Right (AB) — Lower Left to Upper Right (CD)
Min AB: -0.8 Max AB: 0.6 Min CD: -0.8 Max CD: 0.3 (mils)


- Reflow temperature \ll MOCVD growth temperature \rightarrow warpage profile remains unchanged during thermal cycle
- Unable to correct warpage after MOCVD growth

200°C




— Upper Left to Lower Right (AB) — Lower Left to Upper Right (CD)
Min AB: -0.8 Max AB: 0.5 Min CD: -0.5 Max CD: 0.4 (mils)

245°C



— Upper Left to Lower Right (AB) — Lower Left to Upper Right (CD)
Min AB: -0.8 Max AB: 0.5 Min CD: -0.5 Max CD: 0.4 (mils)

260°C




— Upper Left to Lower Right (AB) — Lower Left to Upper Right (CD)
Min AB: -0.7 Max AB: 0.5 Min CD: -0.6 Max CD: 0.5 (mils)

Si wafer, Moire viewed from backside


IMAPS 10th International Conference on Device Packaging | March 10-11, 2014 | Fort Worth, TX, USA

21°C




— Upper Left to Lower Right (AB) — Lower Left to Upper Right (CD)
Min AB: -2 Max AB: 2.1 Min CD: -2 Max CD: 2 (mils)

100°C



— Upper Left to Lower Right (AB) — Lower Left to Upper Right (CD)
Min AB: -1.2 Max AB: 0.8 Min CD: -1 Max CD: 0.9 (mils)


150°C



— Upper Left to Lower Right (AB) — Lower Left to Upper Right (CD)
Min AB: -1.4 Max AB: 1.4 Min CD: -1.3 Max CD: 1.1 (mils)


- Metal routing is the dominating contributor of warpage caused by CTE mismatch.
- Stress-free temperature is close to the temperature at sputtering deposition.

200°C




— Upper Left to Lower Right (AB) — Lower Left to Upper Right (CD)
Min AB: -1.6 Max AB: 1.6 Min CD: -1.6 Max CD: 1.5 (mils)

245°C



— Upper Left to Lower Right (AB) — Lower Left to Upper Right (CD)
Min AB: -1.9 Max AB: 2.1 Min CD: -2 Max CD: 2.2 (mils)


260°C



— Upper Left to Lower Right (AB) — Lower Left to Upper Right (CD)
Min AB: -2 Max AB: 2 Min CD: -1.8 Max CD: 2.4 (mils)

Warpage correction


iMAPS 10th International Conference on Device Packaging | March 10-13, 2013 | Fountain Hills, AZ USA




One main cause of warpage:
Metal ring from electroplating

- Deposit counter stress layer (Al) on backside to balance warpage
- Removal of plated metal ring around the frontside Si wafer periphery



Sub-mount wafer warpage correction: Moiré data




Warpage of sub-mount wafer at **RT** before correction



Warpage of sub-mount wafer at **reflow temperature** before correction




Warpage of sub-mount wafer at **RT** after correction




Warpage of sub-mount wafer at **reflow temperature** after correction

After warpage correction




Room temperature




Reflow temperature

After warpage correction, the wafer-level warpage is manageable.

Wafer bonding characterization: X-ray tomography



Macro view:
1X, resolution=9.23um




Center location:
4X, resolution=4.13um,
viewing from sapphire side

Wafer bonding characterization: X-ray tomography




Center location: 20X, resolution=0.8um,
viewing from Si side

Wafer bonding characterization: X-ray tomography



cross-section view, Edge location, resolution=4.13um

Key learning : planar back support for laser liftoff




From left to right areas (1 to 4) were exposed with increasing laser flux. Fragmentation of the film is noticed starting with area 2




5μm-thin GaN fractured due to lack of back support upon sapphire / GaN interface separation

- **Root cause:** topology of solder bumps on Si mount wafer
- **Solution:** filling the air gap, or planarize the contact surfaces prior to wafer bonding

Large wafer level underfill is challenging: voids



- Wafer level underfill is challenging, not scalable to large wafer size
- Solution: pre-applied underfill (concern: particle entrapment);
thru-hole openings distributed over wafer area (process concern)




Thru-via sub-mount

- No need for PCB substrate.
- Superior thermal performance.
- Full wafer level process from fab to packaging.


- Unique design of vias and walls embedded in LED device stack for thermal and optical performance
- Flip-chip packaged LED part emits bright light at low voltage (3.5V)
- Wafer-level warpage of LED and submount are both challenging
 - GaN/sapphire wafer warpage must be corrected prior to MOCVD
 - Metal routing is the dominating contributor of Sub-mount wafer warpage induced by CTE mismatch.
 - Sub-mount wafer warpage can be corrected by balance layer
 - High CTE material near wafer periphery has high impact on warpage
- Planar back support is critical for WLP using laser liftoff
- Creative solution is needed for wafer-level underfill

Interconnectology by Invensas™




xFD™

Denser, faster, cheaper
& cooler memory





BVA™

High-bandwidth, low-cost
PoP for advanced mobile



3D Interconnect

Ultra-high performance
with cost-effective TSVs



Innovative Interconnect Solutions

www.invensas.com