

# ***ARM Dual Core Product Demonstration with 2.5D Through-Silicon-Via***

***Mike Kelly***

***Senior Director, Advanced Product Development, Amkor Technology***

***Rick Reed***

***Director, Advanced Product Development, Amkor Technology***

***Jon Greenwood***

***Senior Director, GLOBALFOUNDRIES***


***Steve Eplett***

***R&D Design Manager, Open Silicon***

RELIABILITY  
& TRUST

信義

Enabling a  
Microelectronic  
World®



Downloaded from <http://meridian.allenpress.com/imaps-conference/article-pdf/2014/DPC-000665/2360474/2014dpc-tp11.pdf> by guest on 03 January 2023


- **Industry Drivers for 2.5D TSV (Thru-Silicon Vias)**
- **Design & Functional Results from Demonstration Vehicle**
- **Assembly Results Update**

# TSV Industry Drivers

# Cost of Scaling is Rapidly Increasing

## *Estimated Development Costs for an Advanced SoC*

Millions of Dollars




Source: Gartner (September 2013)

- Development cost for 10nm design will approach \$400M

# Cost of Scaling is Too High

## *Minimum Lifetime Revenue Requirements for SoC Designs*




Source: Gartner (September 2013)

- Requires multi-\$B lifetime revenue to be economically feasible per design
- Must have other solutions

# Reduce the Impact of Scaling Costs

## Partitioning the Monolithic SoC

- Separating functions reduces # of layers per device
- Higher yield enabled by smaller die size
- Enables use and re-use of lower cost nodes
- Lower CAPEX investment for Foundry
- Cost savings offset interposer cost
- Requires different I/O design, EDA software



000670

# Power: Costly to Manage, and Limits Performance



- Mobile: Maximum skin temperature in smart phones requires shutdown of cores
- Computing: Power required to drive off substrate memory reduces graphics or processor performance
- Networking: > 50% of data center cost is cooling
- Memory:  $T_j > 80^\circ\text{C}$  increases the required DRAM refresh rate, increasing power and heat
- High performance Memory: SerDes vs. Massively Parallel memory buses
  - SerDes: Reduces I/O density but higher power
  - Massively parallel I/O is lower power, but requires very dense routing capability (e.g. interposer)

# TV Design and Functional Results

# Test Vehicle and Demonstration Objectives

- **Prove out custom low power die-to-die IO functionality**
  - Full development board
  - Memory, boot-ROM, and basic peripherals
  - Software execution on embedded dual-core ARM Cortex-A9 CPUs
- **Demonstrate EDA reference flow to address additional requirements of 2.5D Design**
  - Interposer complexity
  - Power planning with an interposer
- **Demonstrate Collaborative Supply Chain Approach**
  - Design
  - Foundry: Interposer Sourcing and design rules
  - Packaging
    - Assembly design rules
    - Package reliability (ongoing)
  - Provide a fully successful integration path

# Demonstration Vehicle Structure




| Package        |                    |                    |          |                         |                 |
|----------------|--------------------|--------------------|----------|-------------------------|-----------------|
| Body size      | 27.0 mm * 27.0 mm  | Ball Count         | 672 ea   | Max Height              | 2.78 mm         |
| Top die        |                    |                    |          |                         |                 |
| Die size       | 4.5 mm * 4.5 mm    | Thickness          | 0.600 mm | Bump Height (Cu Pillar) | 0.04 mm         |
| Bump pitch     | <u>40 um pitch</u> |                    |          |                         |                 |
| Interposer     |                    |                    |          |                         |                 |
| Die size       | 10.6 mm x 7.1mm    | Thickness          | ~100 um  | FS Bump Pitch           | 0.040 mm        |
| FS Bump Height | Ni /Au             | BS Bump Height, C4 | 80 um    | BS Bump Pitch           | <u>0.170 mm</u> |

# Development Vehicle Functional Description

IMAPS 10th International Conference on Device Packaging | March 11-13, 2012 | Fountain Hills, AZ, USA




- **Two Logic die contain dual-core ARM Cortex-A9 CPU**
  - GLOBALFOUNDRIES 28nm SLP
  - Peripherals Support: DDR3, NOR Flash, UART, SPI, I2C, I2S
  - AXI bridge interfaces
  - (Open Silicon was awarded ARM TechCon 2013 “Best in Show” IC design)
- **Custom die-to-die IO Drivers**
  - Lower power
  - 16 GB/s full-duplex data-rate across the two die through the silicon interposer
    - 64 bit datapath @0.5GHz
    - 2 ports, bidirectional
  - Demonstrated ESD performance
- **Custom Interposer**
  - GLOBALFOUNDRIES 65nm Cu



Downloaded from <http://meridian.allenpress.com/imaps-conferences/article-pdf/2014/DPC/000665/2360474/2014dpc-ip11.pdf> by guest on 03 January 2023

# Interposer and Test Chips



IMAPS 10th International Conference on Device Packaging | March 10-13, 2013 | Fountain Hills, AZ USA



000676

# Validation and Demonstration


- Development Board
- Two ARM CPU die
- 64 bit AXI bus between die
- Die to Die interface functionality tested through software running on the two CPUs



000677

## • Custom Die-to-Die IO Bridge


- 40 um bump pitch micro copper pillar
  - 78% area reduction compared to equivalent GPIO IO size
  - Saved 50% of D2D bridge area
    - Smaller u-bump pitch could have been used
    - Die to die bridge area
  - 16 GB/s full-duplex data-rate across the two die through the silicon interposer
- 
- Lower Power
    - ~0.5pJ/bit (average)
    - Off-die connections (>7.5pJ/bit)
  - Achieved 100V CDM ESD protection
    - 4 ESD experiments were designed



# Eye Diagrams (Simulated)

IMAPS 10th International Conference on Device Packaging | March 10-13, 2013 | Fountain Hills, AZ USA

(a) 500 MHz, (b&c) 1 GHz (d) 2 GHz



- **Functional die-to-die bridge was successfully demonstrated and characterized**
- **500 MHz performance good match with simulations**
- **2 GHz functionality expected**
  - Simulations show 2GHz is OK
- **Power planning**
  - Used Interposer to make robust power grid





# Assembly

# ARM Demo TV Assembly Flow

IMAPS 10th International Conference on Device Packaging | March 10-13, 2013 | Fountain Hills, AZ USA



Downloaded from <http://meridian.allenpress.com/imaps-conferences/article-pdf/2014/DPC/000665/2360474/2014dpc-lp1.pdf> by guest on 03 January 2023








000682

# Assembly Typical Results


IMAPS 10th International Conference on Device Packaging | March 10-13, 2013 | Fountain Hills, AZ USA

- POR Flux and UF materials
- Consistent C4 and Copper Pillar standoffs




# ARM Demo Interposer Attach To Substrate


- C4 joint of Interposer processed with **Tensil SiN film on the backside**




| Position | Left | Center | Right | Min  | Max  | Range       | Average |
|----------|------|--------|-------|------|------|-------------|---------|
| Top      | 66.4 | 75.0   | 65.2  | 65.2 | 75.5 | <b>10.3</b> | 70.7    |
| Bottom   | 75.5 | 75.5   | 66.5  |      |      |             |         |




**Top left corner**




**Top center**




**Top right corner**



**Bottom left corner**



**Bottom center**



**Bottom right corner**

000684

# ARM Demo Interposer Attach To Substrate

- Interposer processed with **Compressive SiN film** on the backside
- Extensive library of BS film stress recipes**

Unit: um


| Position | Left | Center | Right | Min  | Max  | Range      | Average |
|----------|------|--------|-------|------|------|------------|---------|
| Top      | 63.4 | 66.0   | 64.5  | 63.4 | 66.0 | <b>2.6</b> | 64.5    |
| Bottom   | 63.6 | 65.7   | 63.9  |      |      |            |         |




Top left corner




Top center




Top right corner



Bottom left corner



Bottom center




Bottom right corner

000685

# ARM Demo Die Attach to Interposer


IMAPS 10th International Conference on Device Packaging | March 10-13, 2013 | Fountain Hills, AZ USA

- Top die Cu pillar u-bump joint with  
**Tensile SiN Film**



| Position | A1-Left | A1-Right | A2-Left | A2-Right | Min  | Max  | Range      | Average |
|----------|---------|----------|---------|----------|------|------|------------|---------|
| Top      | 45.0    | 43.7     | 44.4    | 43.9     | 43.7 | 45.5 | <b>1.8</b> | 44.5    |
| Bottom   | 44.2    | 45.5     | 44.7    | 44.8     |      |      |            |         |

Unit:  $\mu\text{m}$




# ARM Demo Die Attach to Interposer

IMAPS 10th International Conference on Device Packaging | March 10-13, 2013 | Fountain Hills, AZ USA

- Top die Cu pillar u-bump joint with Compressive SiN Film


| Position | A1-Left | A1-Right | A2-Left | A2-Right | Min  | Max  | Range | Average |
|----------|---------|----------|---------|----------|------|------|-------|---------|
| Top      | 41.6    | 41.9     | 42.4    | 43.2     | 41.1 | 43.2 | 2.1   | 42.1    |
| Bottom   | 42.0    | 42.2     | 41.1    | 42.2     |      |      |       |         |

Unit:  $\mu\text{m}$




000687


- Warpage tuning for optimum top die attachment




- SAM (Scanning Acoustic Microscopy) confirmed no underfill void
- Cross-section confirmation
- Extensive UF material development for u-bump pitches



Visual image




SAT image



X-section image

# ARM Demo TV Interposer Yield Summary

Invited to 10th International Conference on Device Packaging (ICDP) March 10-13, 2013, Fountain Hills, AZ, USA



- **Collaborative model works : Design, Foundry and OSAT.**
- **Die to die IO signaling performance met or exceeded expectations**
  - IO power reduced to 0.5pJ/bit
  - IO die area reduced to 22% of typical off chip IO (GPIO)
- **Interposer warpage tuning fully demonstrated**
- **High assembly yields**

## *Amkor Korea (ATK)*

- **WonChul Do: R&D Director, 2.5D Packaging**
- **EunHo Park: R&D Manager, 2.5D Packaging**
- **YoungRae Kim: R&D Manager, 2.5D Packaging**
- **DongHoon Han: R&D Sr. Manager, Bumping**
- **YongJae Ko, R&D Manager, Bumping**

# Thank You

RELIABILITY  
& TRUST

信義

Enabling a  
Microelectronic  
World®

Downloaded from <http://meridian.allenpress.com/imaps-conference/article-pdf/2013/1/000693/2360474/2013Imaps-Conference-Article-PDF.pdf> by guest on 03 January 2023

