



From WLCSP to smart interposers

Yann Lamy, program manager at CEA LETI

Yann.lamy@cea.fr


O. El Bouayadi, C. Ferrandon, L. Dussopt, C. Dehos, A. Siligaris, P. Vincent, A. Jouve

CEA, LETI, Campus MINATEC, 17 rue des Martyrs, 38054 Grenoble Cedex 9, France

S. Joblot, STMicroelectronics, 850 rue Jean Monnet, 38926 Crolles Cedex, France

T. Lacrevez, C. Bermond, B. Fléchet, IMEP-LAHC, UMR CNRS 5130, Université de Savoie, 73376 Le Bourget-le-Lac Cedex, France

About CEA-LETI



leti
Grenoble, France




At the heart of Minattec campus,
dedicated to Micro and Nanotechnology

- 1500 people working on Silicon technology with industrial partners
- ~ 80 people working on 3D IC and 3D Packaging
- Full 200mm & 300mm 3D capabilities


Outline

- Introduction: from WLCSP to smart interposers
- Mmw interposer description and characterization
- Conclusions and perspectives

Today electronic devices challenges




...translating in new technology requests



A steady increasing demand in WLCSP




WLCSP wafer forecast
by device categories (12" eq wspy x1000)




Courtesy of Yole

2010 WLCSP produced wafers by device type
(x 1000 wafers 12" eq.)



- ❑ Wafer Level Chip Scale Packaging (WLCSP) is following a tremendous increase
- ❑ Driven by RF (25%) and CMOS image sensors (16%) devices
- ❑ Clear trend of devices « combo » packaging

From WLCSP to smart interposer



Why Si interposer for RF applications ?

- Miniaturization (high density)
- Antenna integration
- Improved signal integrity (shorter distances)
- High passives performances integration
- Increase reliability
- Possible baseband integration

2,4 GHz

8-10 GHz

60 GHz



Wifi, 3G, LTE, PA
size reduction



Courtesy of IPDIA



UWB



WiHD, WiGiG 1-7 Gbps



Smart interposer: the high data rate wireless case

■ *Non licenced band exploitation [57-66 GHz]*

- Available bandwidth: **9 GHz** (against 83,5 MHz at 2,4GHz)
- Data rate : until **7 Gb/s** (standard WiGig)
- 60 GHz → $\lambda/2 = 2,5\text{mm}$ → antenna integration



© WiGig Alliance, 2010


■ Consumers applications → final cost limitation

- CMOS technology for transceiver
- Low cost and miniaturized silicon wafer level packaging




■ Integration / Miniaturization


- Heterogeneous integration functions: RF, MEMS, logic,...
- Modules vertical stacking integration: 3D in high resistivity silicon




mmW interposer concept & challenges



...and low cost



mmW interposer interconnection modules



- ❑ All individual modules mature and ready
- ❑ Next step: integration in a functional mmW demonstrator



Outline

- Introduction: from WLCSP to smart interposers
- Mmw interposer description and characterization
- Conclusions and perspectives

mmW interposer layout

60GHz Si interposer demonstrator description

- High resistivity silicon wafers > 1kOhms.cm
- LETI MEMS 200mm line
- CMOS 65nm transceiver die
- One functional interposer die:
 - 2 x 60GHz antenna (Rx and Tx)
 - 81 I/Os (46 effective), 650μm pitch
 - TSV antenna shileding Faraday cage
 - line/space front side: 9μm / 9μm
- ➔ **Ultra compact design: 6.5 x 6.5 mm²**
- Several DC and RF tests structures
 - Process qualification
 - Material electrical characterization (ϵ_{eff} , $\tan \delta$)
 - Silicon substrate
 - Passivation layer




6,5 x 6,5 mm² interposer die

RF and DC test structures


mmW interposer technology

Technological description


- Three level of metalization: M0, M1 et M2
 - Level interconnections by TSv and micro vias
- Specific double thick Cu Damascene RDL designed for 60GHz
- Partial TSV filling
- Passivation and UBM metallization on both sides



Front side CPW 50Ω




Same front side CPW 50Ω with TSV access from backside





Interposer process flow


1. BEOL 2 levels + antenna





2. Temporary bonding and thinning to 120µm




3. TSV AR=2 processing + RDL 5µm



4. TSV + polymer passivation + UBM




Backside TiNiAu UBM



5. Temporary carrier debonding




Final debonded
200mm wafer
001922



Frontside Cu RDL and TiNiAu UBM





Full interposer die view





Interposer assembly



6. RF die flip-chip



7. wafer-level molding and dicing




8. Module balling




Interposer with balling w/o molding

Molded interposer with balling




Note: Wafer-Level balling also possible (demonstrated on VT)

9. Assembly on PCB board – **ON GOING**






Interposer wafer level molding

7. wafer-level molding and dicing



120μm thin CMOS transceiver die

TSV



RF chip ball connection


50μm

Underfilled molding

- Laminated molding acts as an underfill
- Reduction of packaging costs

Interposer assembly: balling and stand-off


8. Module balling




Final stand-off target : 270 μ m

Balls height configurations investigations:


- 2 SnAgCu (SAC) with different diameters
- 1 polymer core ball
- 4 UBM different sizes



SAC ball






Polymer core ball



- ➔ Optimization possible with design
- ➔ Similar results than SoA WLSCP
- ➔ Thermal cycling and drop tests on-going

TSV DC characterization

DC measurement of a 82 TSV daisy chains



10 wafers

99% yield on TSV,



$R_{\text{TSV}} \sim 15 \text{ m}\Omega$ per TSV

➔ Mature technology

RF frontside characterization



Front side transmission line measurements

- Line length evaluation
 - Front side measurements up to 67 GHz
 - Design for 50 Ohm matching





- 4 different lengths: 600, 1200, 1800 and 2400 μm
- Attenuation loss < 0.5 dB/mm thanks to 7 μm IMD oxide
- $S_{11} < -20\text{dB}$ up to 60GHz → **good impedance adaptation**

TSV RF characterization (1/2)





Backside
measurments




3 typical regions:

- 1: Capacitive region: TSV capa driven $\sim 1\text{pF}$
 ➔ Increase the passivation thickness
- 2: Si substrate : resistive region, impact of lossy Si
 ➔ increase Si resistivity
- 3: Inductive driven behavior
 ➔ Reduce the pitch of TSV


TSV RF characterization (2/2)



Backside
measurments



TSV last π -model



At low frequency (<1 GHz): theoretical data confirmed by measurements:

- $R \sim 15 \text{ m}\Omega$
- $L = 38,3 \text{ pH}$
- $C_{ox} = 1237 \text{ fF}$
- $C_{si} = 30,3 \text{ fF}$


At higher frequencies:

Insertion loss @ 60GHz: $\sim 0.5 \text{ dB/TSV}$

- communication to PCB Ok for < 1GHz
- Acceptable loss at 60GHz, room for improvements



Molding RF characterization

Laminated wafer level
molding on 120 μ m thin Silicon
wafer: No stress induced




Measurement of 2
lines l1 and l2:

$$\gamma = \frac{\text{arcosh}\left(\frac{\text{trace}(T_2 * T_1^{-1})}{2}\right)}{l_2 - l_1}$$




Molding RF characterization

Laminated wafer level
molding on 120 μ m thin Silicon
wafer: No stress induced



Differential method permittivity extraction:
Without molding - With molding datas



- ➔ Consistent with high content of SiO₂ fillers
- ➔ Tangent delta loss at 60 GHz < 0,01
- ➔ Low stress WL molding suitable for 60GHz app.

Outline

- Introduction: from WLCSP to smart interposers
- Mmw interposer description and characterization
- Conclusions and perspectives

Conclusions on mmW interposer


- Technological modules validated
 - Promising wafer level laminated molding
 - No stress observed
 - Laminated on 120µm thin wafer
 - Underfilling
 - Mature and low loss TSV-last technology
 - Adaptative balling wafer-level balling
- First promising mmW results
 - Attenuation loss compatible with applications
 - Very limited impact of the WL molding

mmW demonstrator perspectives



- Characterize the antenna with reflector on PCB
- Realize data transmission between 2 modules
- Validate the Board Level Reliability (TC and DT)

Medium term:




- Implement the technology for multi antenna
 - Shield the antenna from each other
 - Beamforming by individually controlled phase signals
- Implement phase-shifter in the interposer platform



Tx



Rx



Dussot, Lamy et al. IMS 2012

From WLCSP to smart interposer: perspectives




WLCSP

- Cost (reducing BOM)
- Size
- Performances

Many individual components

Silicon package



modules in SiP + IPDs




- MEMS integration
- Tunable passives

Smart interposer

Interactive module & tunability




Interposer: More than just a « piece of silicon »



TODAY

Courtesy of Yole



leti

LABORATOIRE D'ÉLECTRONIQUE
ET DE TECHNOLOGIES
DE L'INFORMATION

CEA-Leti
MINATEC Campus, 17 rue des Martyrs
38054 GRENOBLE Cedex 9
Tel. +33 4 38 78 36 25

www.leti.fr



Thank you for your attention

yann.lamy@cea.fr

