




3D Packaging Solution Providing DDR & LPDDR Co-Support for Ultrabook™ and Next Generation Servers


Simon McElrea

The Governing Laws

IMAPS International Conference & Exhibition on Device Packaging | March 5-8, 2012 | Fountain Hills, AZ USA



Dr. Morris Chang: "Mo's Law"



Samsung: "More that Moore's Law"

In Each Quadrant, Solutions Are Needed

IMAPS International Conference & Exhibition on Device Packaging, March 5-8, 2012, Fountain Hills, AZ USA

REMOTE

DATACENTER



CLOUD



LOCAL



APPS



MOBILE TERMINALS


Downloaded from <http://meridian.allenpress.com/imaps-conferences/article-pdf/2012/DC/002285/2260796/2012dpc-ha16.pdf> by guest on 03 January 2023

PLUGGED IN

BATTERY

2D-3D Evolution: Bridge Solutions Needed

IMAPS International Conference & Exhibition on Device Packaging | March 5-8, 2012 | Fountain Hills, AZ, USA



CLOUD/STORAGE: CAPACITY + PERFORMANCE

- Enabling Technologies for Memory Integration
- Scalable Performance with Reduced Power & Cost


Advanced Interconnect

IC Circuitry

3D/Interposer

Module/Memory

...



MOBILE/TERMINAL: BANDWIDTH + BATTERY LIFE

- Enabling Technologies for Mobile Integration
- Scalable Performance with Reduced Power & Cost

Advanced Interconnect

IC Circuitry

3D/Interposer

Module/Memory

...



Example: The Ultrabook™ Challenge

IMAPS International Conference & Exhibition on Device Packaging | March 5-8, 2012 | Fountain Hills, AZ USA

HOW TO TURN THIS ...



INTO THIS ...



USING THE SAME SILICON




A Brief Introduction to Multi-Die Face-Down (xFD™) Technology




Dual-Face-Down (DFD™) Package


IMAPS International Conference & Exhibition on Device Packaging | March 5-8, 2012 | Fountain Hills, AZ USA

CROSS-SECTION






Opposing-Face DDP



Face-Up DDP (RDL)





40%
Thinner

Dual Face Down (DFD)


~10X less Gold

Thermal Advantage Due to Thinness & Offset Die

IMAPS International Conference & Exhibition on Device Packaging, March 5-8, 2012, Fountain Hills, AZ, USA




θ_{ja} vs. Air Flow





Configuration	DFD (°C/W)	DDP (°C/W)	Delta from DDP
θ_{ja} still air	36.6	48.7	-25%
θ_{ja} @ 1m/s	26.5	36.3	-27%
θ_{ja} @ 3m/s	22.6	30.3	-25%

25% LOWER θ_{ja} FOR INVENSAS DFD VS. CONVENTIONAL DDP PACKAGE

DQ: DUAL FACE DOWN




DQ: DDP CONTROL




Symmetric die performance

Bottom Die



Leg A CS0 – Bottom die 2133MT/s
(15 unit sample size)


Top Die




Leg A CS1 – Top die 2133MT/s
(15 unit sample size)

From 15 randomly selected
characterization units.


Measured at 95°C on production
ATE (Advantest 5501).






Sampled from 1000 ATE tested units built at Nanium with Micro 1Gb DDR3 Silicon (same wafer lot).

xFD Solution




Existing Solution



The xFD™ Solution for Ultrabook™






SO-DIMM MODULES DON'T FIT




NEED "DIMM IN A PACKAGE" SOLUTION




DRAM




Current PCB Footprint



Dual Face Down (DFD)



Quad Face Down (QFD)



Quad Die Competitive Comparison

IMAPS International Conference & Exhibition on Device Packaging | March 5-8, 2012 | Fountain Hills, AZ USA


Spacer-RDL QDP




Stairstep-RDL QDP



Invensas QFD



Existing




Wafer Level RDL Process

- 1 Dielectric
- 2 Mask , Etch
- 3 Metal Deposition
- 4 Mask , Etch Metal
- 5 Dielectric
- 6 Mask , Etch
- 7 NiAu plating

- | | |
|----------------------------------|---------------------------------|
| 1 RDL wafer** | 15 Dispense adhesive |
| 2 Print 1 st adhesive | 16 Place spacer die |
| 3 Place 1 st die | 17 Dispense adhesive |
| 4 Wirebond 1 st die | 18 Place 4 th die |
| 5 Dispense adhesive | 19 Wirebond 4 th die |
| 6 Place spacer die | 20 Mold |
| 7 Dispense adhesive | 21 Ball attach |
| 8 Place 2 nd die | 22 Singulate |
| 9 Wirebond 2 nd die | |
| 10 Dispense adhesive | |
| 11 Place spacer die | |
| 12 Dispense adhesive | |
| 13 Place 3 rd die | |
| 14 Wirebond 3 rd die | |

29 STEPS

QFD





- 1 Print 1st adhesive
- 2 Place 1st layer die
- 3 Dispense adhesive
- 4 Place 2nd layer die
- 5 1-pass wirebond
- 6 Mold
- 7 Ball attach
- 8 Singulate


8 STEPS

Assembly Process Flow: QFD or DFD

IMAPS International Conference & Exhibition on Device Packaging | March 5-8, 2012 | Fountain Hills, AZ USA




All die + spacers placed on substrate in one machine pass.



All die wire-bonded in a single pass.


Assembly Process Flow: Current Stacked Package (QDP)

IMAPS International Conference & Exhibition on Device Packaging | March 5-6, 2012 | Fountain Hills, AZ, USA



Wafer/Die Pick vs. Speed Bin Statistics

IMAPS International Conference & Exhibition on Device Packaging | March 5-8, 2012 | Fountain Hills, AZ USA




Die from a single wafer show tighter speed distribution vs. multiple wafers/wafer lots.

xFD PICKS ALL DIE SEQUENTIALLY FROM SAME WAFER


Packaging Cost Comparison

IMAPS International Conference & Exhibition on Device Packaging | March 5-8, 2012 | Fountain Hills, AZ USA




Downloaded from <http://meridian.allenpress.com/imaps-conferences/article-pdf/2012/DFC/002285/2260796/2012dpc-ha16.pdf> by guest on 03 January 2023

- Current 78 Ball DRAM is difficult to use for solder-down memory in Ultrabook:
 - PCB layout is complex and congested
 - Breakout regions cannot share signals top/bottom
 - Lengthy stubs in breakout
- New design goal for ball-out and routing:
 - Axisymmetric ball-out: ideal for clamshell layout
 - Shared signals
 - Short stubs in breakout region
- Additional design goal to avoid HDI PCB technology requirement:
 - Goal: std. PTH vs. HDI build-up board technology




Must interconnect same bussed signals to corresponding leads using “shoelace pattern” (criss-cross routing through the mother board).



Complex unbalanced routing many Vdd/Vss shorts.

IMAPS International Conference & Exhibition on Device Packaging | March 5-8, 2012 | Fountain Hills, AZ USA

[illegible]




DRAMs are placed directly opposite the PCB from each other (shown offset for clarity).

Invensas QFD: Dual Channel Dual Rank (non-HDI PCB)


IMAPS International Conference & Exhibition on Device Packaging | March 5-8, 2012 | Fountain Hills, AZ USA

- DQ/DQS Channel 0
- DQ/DQS Channel 1
- CA Channel 0
- CA Channel 1



DRAMs are placed directly opposite the PCB from each other (shown offset for clarity).

Original Design: SDP DDR3 (3-6-3 HBI Board Required)




Single Die DRAM Packages: 8 bit organization, Top and Bottom Placement on PCB




Modified xFD Design: x64 QFD (Std. PCB Required)

IMAPS International Conference & Exhibition on Device Packaging March 5-8, 2012, Fountain Hills, AZ, USA



17 x 17 QFD MEMORY


Significant Form-Factor Reduction, Plus Conversion
from 3-6-3 HDI to Std. PTH saves ~\$15 Board Cost.



- 300um die-edge to package-edge clearance
- 5.7x7.28mm die placement shown
- 475um bond window edge-to-solder land edge clearance
- 16.0x16.0mm package outline
- 0.8x0.8mm ball pitch
- 1.1mm wide bond windows

A Universal Package: DDR & LPDDR Co-Support

IMAPS International Conference & Exhibition on Device Packaging | March 5-8, 2012 | Fountain Hills, AZ, USA



	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
A		VREFCA_2	Vss	DQ2_2	DQ3_2	DQ5_2	DQ7_2	DM_2L	DQ5_3	DQ5_2H	DM_2H	DQ8_2	DQ11_2	DQ13_2	DQ15_2	INC	VREFPQ_2	Vss	
B	Vss	Vss	Vss	Vss	DQ2_2	DQ3_2	DQ4_2	NF	DQ8_2	DQ8_2H	NF	DQ8_2	DQ11_2	DQ13_2	DQ14_2	Vss	Vss	Vss	
C		VREFCA_1	Vss														Vss	VREF	
D	Vss	Vss															Vss	Vss	
E	DQ1_1	Vss															Vss	DQ1_0	
F	DQ1_1	DQ0_1							CK	CIB	CIE	Vss	Vss	Vss	Vss	CIE	CIB	CK	DQ0_0
G	DQ3_1	DQ2_1							RASB	CASB	WEB	Vss	Vss	Vss	Vss	WEB	CASB	RASB	DQ2_0
H	DQ5_1	DQ4_1							A10	B42	A15	Vss	Vss	Vss	Vss	A15	B42	A10	DQ4_0
J	DQ7_1	DQ6_1							B40	A12	B41	Vss	Vss	Vss	Vss	B41	A12	B40	DQ6_0
K	DM_1L	NF							A0	A3	A1	Vss	Vss	Vss	Vss	A1	A3	A0	NF
L	DQ5_1L	DQ5B_1L							A4	A2	A5	Vss	Vss	Vss	Vss	A5	A2	A4	DQ5B_0
M	DQ5_1H	DQ5B_1H							A11	A6	A9	Vss	Vss	Vss	Vss	A9	A6	A11	DQ5B_0H
N	DM_1H	NF							A7	A14	A8	Vss	Vss	Vss	Vss	A8	A14	A7	NF
O	DQ1_1	DQ0_1							A13	RSTB	ODT	Vss	Vss	Vss	Vss	ODT	RSTB	A13	DQ0_0
P	DQ11_1	DQ10_1							CIB	Vss	Vss	Vss	Vss	Vss	Vss	CIB	Vss	Vss	DQ11_0
Q	DQ13_1	DQ12_1																	DQ13_0
R	DQ15_1	DQ14_1																	DQ15_0
S	VREFPQ_1	Vss							DQ1_3	DQ0_3	DQ3_3	NF	DQ5B_3	DQ5B_3H	NF	DQ5B_3	DQ11_3	DQ13_3	Vss
T	Vss	Vss	Vss	Vss	DQ2_3	DQ3_3	DQ4_3	NF	DQ8_3	DQ8_3H	NF	DQ8_3	DQ11_3	DQ13_3	DQ14_3	Vss	Vss	Vss	Vss
U	Vss	VREFCA_0	Vss	DQ2_3	DQ3_3	DQ5_3	DQ7_3	DM_3L	DQ5_3H	DQ5_3	DM_3H	DQ8_3	DQ11_3	DQ13_3	DQ15_3	INC	VREFPQ_3	Vss	



Thank You



info@invensas.com