


Hybrid Bonding Methods Using Ultra Precision Cutting for 3D-SiC

**Taiji Sakai¹⁾, Nobuhiro Imaizumi¹⁾, Masataka Mizukoshi¹⁾
Masayuki Kawase²⁾, Ryoji Tanimoto²⁾, Takashi Mori²⁾
Kohei Takeda³⁾, Toshio Enami³⁾,
FUJITSU LABORATORIES LTD.¹⁾
DISCO Corporation²⁾
SEKISUI CHEMICAL CO., LTD.³⁾**



- **Background and Objective**
 - Demand of underfilling for 3D-SiC integration
- **Hybrid Bonding Technology**
 - Requirements
 - Low temperature Cu-Cu bonding technology
- **Investigations**
- **Conclusions**

System in Package Technology Trends



Fine Pitch Interconnection for 3D-SiC

IMA Summer International Conference & Exhibition on Device Packaging, March 5-7, 2012 | Founan Hills, Anhui, China

Bump type	Cu pillar + solder	Cu pillar + Cu pillar
Bonding method	Fusion bonding	Solid diffusion bonding by thermocompression
Structure		
Electrical Resistivity	11 $\mu\Omega\text{cm}$	1.7 $\mu\Omega\text{cm}$
High current density effect	Electromigration	Stable
Available bonding pitch	> 10 μm	>2 μm
Bonding temperature	217-250 $^{\circ}\text{C}$	200-250 $^{\circ}\text{C}$ *

Cu-Cu bonding has advantages for 3D-SiC

001704


Further integrated 3D-SIC

- Bonding pitch $< 5 \mu\text{m}$

Device Packaging 2011 • Device gap $< 10 \mu\text{m}$

Cu-Cu bonding

Reliability of stacked ICs



Undefilling

- Attach thinner ICs
- Protect smaller bonding electrodes



Multichip stacking process

Cu-Cu bonding and underfilling process must be realized

Conventional vs Hybrid Bonding

Hybrid bonding is advantageous for 3D-SIC


Downloaded from http://meridian.allenpress.com/iepe-conferences/article-pdf/2012/D/EP/001701/2260710/2012dpc-wp12.pdf by guest on 03 January 2013

	Conventional bonding	Hybrid bonding
		
Underfill type	Capillary filling	Pre-applied
Supply area size	Individual chip size	Wafer size
Narrow gap filling	Difficult	Easy
Degasification	N/A	Potentially affected
Underfill infiltration into interface	N/A	Potentially occurs

Affect to solid diffusion

Objective of the Present Study

To realize hybrid bonding with Cu-Cu solid diffusion



■ Background and Objectives

- Demand of underfilling for 3D-SiC integration

■ Hybrid Bonding Technology

- Requirements
- Low temperature Cu-Cu bonding technology

■ Investigations

■ Conclusions

- **Low temperature Cu-Cu bonding**


- Thermostability of underfill is not too high

- **Cu-Cu solid diffusion**

*Device Packaging 2011
(without underfill)*

- **No underfill infiltration into bonding interface**

- **No void formation**



Our Cu-Cu Bonding Process

IMAPS International Conference & Exhibition on Device Packaging, March 29, 2012 | Fountain Hills, AZ USA

T. Sakai, et al," DPC 2011


Factors that affect Cu-Cu bonding

- Electroplating

Photoresist Cu bumps



Diamond bite




- **Cutting**


- Resist removal



- **Reduction**



- Thermocompression



Surface planarity

Surface micro structure

Surface purity

Temperature

Pressure


Time

Principle conditions

001710

Ultra Precision Cutting by Using Diamond Bite

T. Sakai, et al, "IMAPS 2006.



■ Feature




- Creep feed cutting with diamond bite
- Wet / dry process
- Various work shape



**Commercialized by
DISCO Corporation**




Planarity of Cut Bumps

EMAPS International Conference & Exhibition on Electronic Packaging | March 5-8, 2012 | Fountain Hills, AZ USA



Highly flat and smooth surfaces could be obtained

Surface Micro Structure Improvement



Fine crystal layer led to low temperature bonding

Surface Purity Improvement

IMAPS International Conference & Exhibition on Device Packaging / March 8, 2012 | Fountain Hills, AZ USA



“Reduction” is key

Wet process

- Sulfuric acid
- Citric acid
- Hydrochloric acid

**Moisture absorption
problem to adhesive**

Dry process


- Hydrogen gas
 - High temperature $>300^{\circ}\text{C}$
- Ar ion beam
 - High vacuum condition
- Formic acid vapor
 - Low temperature $>120^{\circ}\text{C}$

**Favorable for hybrid
bonding process**

We selected formic acid vapor process

001714

Cu LMN Auger Spectrum by XPS analysis



- Metallic Cu peak was obtained in 120°C for 30min

Low temperature reduction process is possible

■ Background and Objectives

- Demand of underfilling for 3D-SiC integration

■ Hybrid Bonding Technology


- Requirements
- Low temperature Cu-Cu bonding technology

■ Investigations

■ Conclusions

Evaluation Sample


Hybrid structure formation



Excellent cutting result

Bonding sample- Die to Die type


		Si chip	Si substrate
Chip size	mm	5×5	15×15
Chip thickness	μm	625	625
Bump size	μm	20×20	25×25
Bump height	μm	10	10




Investigated Bonding Process Flow

Examine how underfill is exposed by formic acid


Totally exposed by formic acid



Partially exposed by formic acid




- Bonding mismatch evaluation
- Evaluation of bondability
 - Confirmation of solid diffusion
 - Void observation
- Underfill damage by formic acid
- Formic acid penetrability
- Underfill infiltration into bonding interface




Bonding Mismatch Evaluation


■ Alignment mark



■ X-ray images after temporary bonding



All samples were confirmed within 2 μm mismatch after temporary bonding




Totally exposed underfill could not sustain arranged location during bonding process

Partially exposed process shows less mismatch


Adhesion Damage by Formic Acid

■ Die shear testing



■ Underfill conditions

- Partially exposed
- Totally exposed







Partially exposed: slightly decreases

Totally exposed: decreases below half level of the initial value

Decreases of adhesion strength by formic acid would cause mutual slipping

Bonding Results

	Totally exposed process	Partially exposed process
	Temporary bonded at 400°C	Temporary bonded at 140°C
Cross sectional images	<div></div>	<div></div>
C-SAM images	<div></div>	<div></div>

C-SAM: Constant-depth mode Scanning Acoustic Microscope

Solid diffusion and voidless bonding could be achieved in partially exposed process

Underfill Damage by Formic Acid

Microscopic FT-IR analysis

1. Uncured
2. Formic acid/ top side
3. Formic acid/ Si side
4. Completely cured

Epoxy hardening




CH₂-O-CH- peak decreases


Normalized cure degree

Formic acid/ top side: 88%

Formic acid/ Si side: 70%








Ring-opening reaction by formic acid



Epoxy hardening propagates on top side of underfill


Problems of Totally Exposed Process




It is difficult to achieve voidless and solid diffusion

Underfill adhesive can be maintained.

Totally exposed



Partially exposed



Formic acid
penetration?

Underfill
infiltration?


Compare two conditions by TEM

- N_2 atmosphere
- Formic acid vapor


EDX analysis

Void exists between interface under N_2 atmosphere condition.

N_2 atmosphere





Formic acid



Formic acid penetrates into the bonding interface

■ Bonding interface of partially exposed process




Cu-Cu metallic bond was confirmed

No underfill infiltration into the bonding interface

- Underfill and Cu bumps can be simultaneously cut together by diamond bite with no residue on bump.
- Partially exposed process where the exposure area by formic acid is limited can achieve solid diffusion and no void formation.
- It is considered that formic acid penetrates into the bonding interface and removes oxidation layer.
- There is no underfill infiltration into the bonding interface in partially exposed process.

We have developed both underfilling and Cu-Cu solid diffusion process, which are promising methods for 3D-SIC.

Multi chip stacking process and reliability of stacked ICs are for the future work.



shaping tomorrow with you