

Ultrathin WLP Die Embedded Polyimide Multilayer Wiring Board

S. Okude,

M. Okamoto, Y. Sano, N. Ueta and O. Nakao

Electron Device Laboratory, Fujikura Ltd.

okude@lab.fujikura.co.jp

Contents

- Background
- Technical overview of the proposed embedded board
 - Wafer Level Packaging for embedding
 - Multilayer polyimide wiring board fabrication process
 - Fabricated results
- Reliability Issues
 - Applicable die size
 - Bending stress
 - Environmental tests
- Applications
- Conclusion


Contents

- **Background**
- Technical overview of the proposed embedded board
 - Wafer Level Packaging for embedding
 - Multilayer polyimide wiring board fabrication process
 - Fabricated results
- Reliability Issues
 - Applicable die size
 - Bending stress
 - Environmental tests
- Applications
- Conclusion

Background

• Evolution of Wiring Boards

Double-sided Board




Multi-Layer Board

Footprint size
 $\sim \Sigma(\text{Components})$

Embedded Board

Footprint size
 $< \Sigma(\text{Components})$




***Effective to shrink board footprint**

***Effective to shrink board thickness**

IC Embedded

Basic structure of the embedded board


Wafer And Board level device EMBEDDED PACKAGE



- (1) Ultrathin WLP
- (2) Flex based multilayer wiring board
- (3) Interstitial Via Hole filled by Conductive paste

Comparison of embedded board technology

Proposed structure



Polyimide+Adhesive


WLP-IC

Conductive paste

220 microns

Soft and Flexible

General Embedded board



Material

Device

Joint

Thickness

Thickness

Glass Epoxy

WLP-IC, Bare die,
Passive components


Solder, Au bump,..

500 – 1000 microns

Solid, hard to bend

The Aim of this work

Proposed structure



Polyimide+Adhesive

WLP-IC

Conductive paste

220 microns

Soft and Flexible


***Do these features
affect on its reliability?***

To investigate the effect of
Die size vs. Thermal Stress,
Bending Stress,
Environmental tests


Contents

- Background
- Technical overview of the proposed embedded board
 - Wafer Level Packaging for embedding
 - Multilayer polyimide wiring board fabrication process
 - Fabricated results
- Reliability Issues
 - Applicable die size
 - Bending stress
 - Environmental tests
- Applications
- Conclusion

Fabrication Flow




Fabrication Flow




What is WLP?

- Wafer Level Packaging (WLP, WLCSP)

Conventional Package





Wafer Level Package



Die Size = Package Size → Ultimate small IC Package

Structure of WLP for embedding



Conventional WLP


Solder bump

Overcoat resin


Rerouting copper

Insulating resin

Al pad




WLP for Embedding



(TEG WLP: 3 x 3 x 0.085mm)

Copper electrode (pad)




Back grinding
($<100\mu\text{m}$)



Why WLP ?

IC pad pitch
50~100um

Board land pitch
300um



I/O pitch conversion

- Expand electrode pad pitch to fit board level design rules

Copper electrode

- Easy to connect to board level circuit (Plating, Solder, Conductive paste)

Rerouting pattern


KGD (Known Good Die)

- To assure all embedded die is good
- High yield

Standard wiring board process can be employed for embedding process

(Cost effective)

Fabrication Flow




Polyimide Multi-layer Wiring Board

All Polyimide Interstitial Via Hole Colaminated ; APIC

Low cost process
by Co-lamination process
(not build-up process)



Thin Multi-layer board
based on polyimide film
($<300\mu\text{m}$ / 6layer)

**Cross sectional
schematic**




High wiring density
by Interstitial Via
Hole Structure

Via on Via
Pad on Via
Structure





Filled via structure
by conductive paste

Fabrication process of the embedded board




Via Structure


Via is filled by metal sintering type conductive paste



Before curing
(paste surface)




Schematic of paste curing




After curing
(Cross section)

Fabrication process of the embedded board



Fabricated Results

Cross-section photograph of a TEG board



Total board thickness	220μm
Embedded WLP die dimensions	1.2mm x 1.2mm x 85μm
Interstitial via diameter	80μm
Interstitial via pitch	300μm


Contents

- Background
- Technical overview of the proposed embedded board
 - Wafer Level Packaging for embedding
 - Multilayer polyimide wiring board fabrication process
 - Fabricated results
- **Reliability Issues**
 - **Applicable die size**
 - **Bending stress**
 - **Environmental tests**
- Applications
- Conclusion


Reliability (I) : Applicable die dimensions

FEM simulation of internal strain distribution
under certain temperature change

Simulation model



Results (Temp:25°C→150°C)






Largest internal strain appeared in adhesive
around the edge of the embedded die

Reliability (I) : Applicable die dimensions

Influence of die dimensions on internal strain

Parameters: (a) Die thickness
(b) Die size (length of one side)




Internal stress can be reduced by thinning the die
The footprint size of the die doesn't degrade the reliability

Large die embedded WABE Package



Cross sectional photo

TEG board structure (9 wiring layers)



Embedded WLP

Conductive paste via

Enlarged view of cross section

[WLP Size]

8mm × 8mm


85µm

[Pad pitch]

0.30mm

[Pin counts]

464pin





WLP RDL pattern

Reliability (II) : Bending durability

Features

Thin & Flexible



Concerns

Break of the embedded die
Resistance change of
conductive paste via




Aim of this test

Quantitative evaluation of the bending durability
of the embedded board


Bending limit test, Bending cycle test

Reliability (II) : Bending limit test


- TEG boards



- Evaluated circuits




Cross section schematic




Reliability (II) : Bending limit test

- Test conditions

Supporting span	Bending speed	Radius of supporter
90mm	10mm/min	5.0mm




Test apparatus
(Autograph/ SHIMADZU)




Tested under 15mm indentation

Reliability (II) : Bending limit test



Relative resistance change




Max. resistance change : less than 5%

Reliability (III) : Environmental test

Cross section of TEG board

Embedded WLP



Conductive Paste IVH

Test Item	Conditions	Result
Moisture Reflow Test	85degC, 60%RH, 168hrs 260degC peak reflow 3 times (compliant to M.S.L. JEDEC Level.2)	Passed (n=24)
Heat Cycle	Precondition : M.R. JEDEC Level2 -25degC, 9min / 125degC,9min 1000times	Passed (n=24)
HAST	Precondition : M.R. JEDEC Level2 130degC, 85%RH, 192hrs, No bias	Passed (n=24)


Criteria: Relative resistance change :<20% / **Appearance:** No void and de-lamination

IMAPS DPC(8th March 2011)



Contents

- Background
- Technical overview of the proposed embedded board
 - Wafer Level Packaging for embedding
 - Multilayer polyimide wiring board fabrication process
 - Fabricated results
- Reliability Issues
 - Applicable die size
 - Bending stress
 - Environmental tests
- **Applications**
- Conclusion

Application




Fan-out WLP





Enabling to expand the applicable area of WLP


Package on Package



8mm sq. die embedded



2x 3mm sq. die embedded



Reducing the footprint size and the thickness

- By placing the connecting bumps inside the outline of the die
- By reducing the diameter of connecting bumps

Contents

- Background
- Technical overview of the proposed embedded board
 - Wafer Level Packaging for embedding
 - Multilayer polyimide wiring board fabrication process
 - Fabricated results
- Reliability Issues
 - Applicable die size
 - Bending stress
 - Environmental tests
- Applications
- Conclusion

Conclusions

- Ultrathin WLP-IC embedded multilayer polyimide wiring boards have been developed utilizing
 - Ultrathin Wafer Level Packaging technology
 - Multilayer flex board
- The reliability of the embedded board have been confirmed
 - Applicable die dimensions
 - Bending limit test
 - Environmental test

