

Failure Analysis and Reliability of 3D Integrated Systems

Peter Ramm^{1*}, Armin Klumpp¹, German Franz², Laurens Kwakman²

*⁽¹⁾ Fraunhofer Institution for Modular Solid State Technologies EMFT
Hansastrasse 27d, 80686 Munich, Germany*

⁽²⁾ FEI Electron Optics, Achtseweg Noord 5, Eindhoven, the Netherlands


** corresponding author*

peter.ramm@emft.fraunhofer.de


supported by the European Commission

under support-no. IST-026461 “e-CUBES”, ICT-257488 “e-BRAINS” and ENIAC JU no. 2008/120016


Global Activities in 3D Integration Technology



3D TSV Application Segmentation



3D TSV Applications



© 2010 • 19
3DIC 2010 Munich

Copyrights © Yole Développement SARL. All rights reserved.

YOLE DÉVELOPPEMENT

Peter Ramm, Fraunhofer EMFT Munich

IMAPS Int. Conf. Device Packaging,
Scottsdale, March 10, 2011

Fraunhofer
EMFT




2nd IEEE International 3D System Integration Conference (3DIC 2010)
– Invited Speakers and Chairmen

Peter Ramm, Fraunhofer EMFT Munich

IMAPS Int. Conf. Device Packaging,
Scottsdale, March 10, 2011


Performance: “Narrow” vs “Wide” I/O interface

3DICs
commercialization



- High demand is expected for “Wide I/O interface” applications, linked to the integration of Logic + Memories + interposer in the same package

Application Development



3D Integration

Definition:

Fabrication of
stacked and vertically interconnected device layers

Motivations:

Form Factor


- Reduced volume and weight
- Reduced footprint

Performance

- Improved integration density
- Reduced interconnect length
- Improved transmission speed
- Reduced power consumption

“More than Moore” Applications

- Integration of heterogeneous technologies



Source: Infineon, Fraunhofer, SINTEF


3D Integration – Definitions (ITRS)

3D TSV Technology


- 3D-IC

3D Integrated Circuit: stacking of transistor layers
(3D connections at density level of local interconnects)

Source: Honda



Source: EMFT



- 3D-SIC

3D Stacked Integrated Circuit
(very high TSV densities)

Table INTC4 Intermediate Interconnect Level 3D-SIC Roadmap



Intermediate Level, W2W 3D-stacking	2009-2012	2012-2015
Minimum TSV diameter	1-2 μm	0.8-1.5 μm
Minimum TSV pitch	2-4 μm	1.6-3.0 μm
Minimum TSV depth	6-10 μm	6-10 μm
Maximum TSV aspect ratio	5:1 – 10:1	10:1 – 20:1
Bonding overlay accuracy	1.0-1.5 μm	0.5-1.0 μm
Minimum contact pitch	2-3 μm	2-3 μm
Number of tiers	2-3	8-16 (DRAM)

- 3D-SOC


3D System-On-Chip: stacking of devices or large IC blocks (global level)

- **Fabrication of Heterogeneous Systems**


Source: ITRS 2009 Edition



3D Technologies for Heterogeneous Systems



European 3D Technology Platform (e-CUBES)



Technology	e-CUBES Partner
3D-SOC	
Through Silicon Via (TSV) Technology (ICV-SLID)	Fraunhofer EMFT (formerly IZM-M)
Hollow Via & Gold Stud Bump Bonding (HoViGo)	SINTEF
3D-WLP	
Thin Chip Integration (TCI/UTCS)	Imec and Fraunhofer IZM & EMFT
Via Belt Technology (Chip-in-Polymer and μ Insert)	CEA-Leti
3D-SIP	
High Performance Package-in-Package Technology (HiPPiP)	3D-PLUS
Wirefree Die-on-Die Technology (WDoD)	3D-PLUS
Submicron Wire Anisotropic Conductive Film Assembly (SW-ACF)	Tyndall

Futue Fab International, Issue 34 (July 2010)

"The European 3D Technology Platform (e-CUBES)"

P. Ramm, A. Klumpp, J. Weber, M. Taklo, N. Lietaer, W. De Raedt, T.



Fritzsche, T. Hilt, P. Couderc, C. Val, A. Mathewson, K. M. Razeeb, F. Stam

Peter Ramm, Fraunhofer EMFT Munich

IMAPS Int. Conf. Device Packaging,
Scottsdale, March 10, 2011

 **Fraunhofer**
EMFT



Chip-to Wafer Stacking by ICV-SLID Technology



Peter Ramm, Fraunhofer EMFT Munich

IMAPS Int. Conf. Device Packaging,
Scottsdale, March 10, 2011


ICV-SLID – a robust 3D TSV Technology, but ...



Source: Fraunhofer EMFT

ASIC (7-level metallization)
Process control module (PCM)


Daisy
chains
in PCM



Peter Ramm, Fraunhofer EMFT Munich


IMAPS Int. Conf. Device Packaging,
Scottsdale, March 10, 2011

3D Integration – Impact on System




Ref.: A. Wilde, P. Schneider, P. Ramm, DTC 2010




Failure Mechanisms 3D Integration



Solder Fatigue (microDAC)




Wirebond Failure



ECTC 2010


TSV Stress Testing and Modeling

Masazumi Amagai, Yutaka Suzuki
Modeling Group, TMG Japan, Texas Instruments




stress-sensor

via




compressive stresses in Si for
different via population densities



before annealing



400 °C annealing



the paper addresses:

- stress and strain measurement in Cu TSVs
- damage due to annealing, picture of delamination
- does not interpret the findings

Stress in Silicon due to TSV-Array

Example: Silicon substrate with Cu-TSV



diameter_{TSV} = 10 μm
 distance variation a_v = 2.5 .. 25 μm
 depth_{TSV} = 50 μm

Cell size

$x_{\text{Si}} = 5 \cdot d_v \mu\text{m}$



$y_{\text{Si}} = 3 \cdot d_v \mu\text{m}$

annealing temperature
 = 200 $^{\circ}\text{C}$




- Stress increases exponentially with reduced distance between TSVs
- Deposition / annealing temperature adds linear component to stress values


Simulation: Critical Locations



Low T proc & Cu
promising
no periodic plasticity



High stress due to
Cu filler (CTE!)




Cu promising

Ref.: P. Ramm, J. Wolf, B. Wunderle in „Handbook of 3D Integration“, Wiley 2008

Issues for Production Launch of 3D TSV Technology

- Die degradation due to TSV technology
 - Stress fields (**homogeneous, inhomogeneous**)
 - Copper contamination due to direct silicon access ?
- TSV: electrical behavior
 - Engineering reliability
 - Electromigration ?
- Interconnect pad: electrical contact reliability
 - Chip warpage (stress introduced by device fabrication)
due to e.g. passivation layer, BCB, polyimide or oxide/nitride (tensile stress)
 - Lateral stress due to assembly / bonding process
metal system melting or solidification temperatures
- Thermal management
 - T:** mean temperature
 - ΔT :** temperature swing
 - grad T:** local temperature distribution (hot spots)
- Testability of subsystems


Permanent Bond Technologies for 3D Integration



Direct Oxide Bonding

Via Last


Low temperature/pressure
High sensitivity to defects
High flatness/roughness requirements



Direct Metal Bonding

Via First and Via Last

Cu-Cu, Au-Au, ...
Intermetallic
Compounds (IMC)




Adhesive Bonding

Via Last

Medium temperature/pressure
Defect tolerant
Low flatness/roughness requirements


Mechanical Stress Issues due to Bonding Process




- “Freezing” of different dimensions takes place at the moment of interconnect solidification.
- Depending on the technology, this temperature can be far above room temperature or operating temperature of the devices:
 - SLID: Isothermal solidification at temperature set point; variation between melting point and up to 300 °C (Sn, mpt. 230 °C)
 - μ -bumps: Melting point of eutectic material composition e.g. 220 °C for AgSn
 - Cu-Cu: Bonding temperature 200 (?) ... 400 °C

Materials of interest and their thermal expansion coefficient α [ppm / K]
 Aluminium, 25; Copper, 17; Gold, 14; Silver, 20; Silicon, 2.6; SiO₂, 0.75


“Failure Archive” (without process optimization)



a)



b)



c)


Typical impact of high stress due to bonding process:

- a) Delamination of dielectrics (redistribution layer)
- b) Delamination of complete SLID-pad
- c) Local cracking of silicon substrate


“Failure Archive” (2)

Impact of high stress:

- b) Delamination of complete SLID-pad
- c) Local cracking of silicon substrate
- d) Partially “explosive” removal of top chip silicon




3D MEMS / IC Integration – a Challenge!



Issues for **producibility** and **reliability**:

- Fragile mechanical structures in MEMS/NEMS devices
- Stress induced by **TSVs** and **bonding processes**


3D MEMS / IC Integration – a Challenge!



Robustness and reliability of 3D fabrication processes are the **basic requirements** for future 3D products

- **Physical failure analysis** is essential for implementation of 3D TSV
- Large areas of interest – **very challenging for FIB analysis**

TSVs for IC vs. MEMS



Source M. Taklo / SINTEF

Peter Ramm, Fraunhofer EMFT Munich


IMAPS Int. Conf. Device Packaging,
Scottsdale, March 10, 2011

3D Device Analysis Challenges

- For “Chip Access” large volume material removal is needed within reasonable time and at precise locations...
- The zone of interest has a Field of View of $\sim 100 \times 100 \mu\text{m}$, and has to be inspected with nm resolution....

We need to think big while keeping eye for details!

More Moore:




Typical volumes: $10 \times 10 \times 10 \mu\text{m}^3$

Standard FIB mill rate $< 5 \mu\text{m}^3/\text{s}$

Total Mill time $\sim 3 - 10$ minutes

More than Moore:





Typical volumes: $100 \times 100 \times 100 \mu\text{m}^3$

Standard FIB mill rate $< 5 \mu\text{m}^3/\text{s}$


Total Mill time ~ 50 hrs!

What problems is Plasma-FIB designed to solve:



LMIS FIB: $\sim 20-60$ [nA]

Pick your tool for large volume removal




Plasma-FIB: ~ 1 [μ A]

A system that provides unique and fast ion milling capabilities for rapid cross sectioning of features from 50 to 1000 microns.

Comparison of FIB Sources


• Liquid Metal Ion Source

- **“Point” source with low angular intensity**
 - Angular intensity = 0.02 mA/sr
 - Virtual source = 50 nm
 - Brightness = $1 \times 10^6 \text{ Am}^{-2}\text{sr}^{-1}\text{V}^{-1}$
- Optical Challenge: Above ~10 nA, spherical aberrations limit performance, limited total current




• Inductively Coupled Plasma Ion Source

- **Broad source with high angular intensity**
 - Angular intensity = 50 mA/sr
 - Virtual source = 15 μm
 - Brightness $\sim 1 \times 10^4 \text{ Am}^{-2}\text{sr}^{-1}\text{V}^{-1}$




Comparison of FIB Sources (2)




- ✓ High volume milling / high beam current
- ✓ Ga-FIB loses size advantage to plasma source as beam current goes above 20-60 nA
- ✓ Xe has high sputter yield, high brightness, and low energy spread
- ✓ No Ga contamination
- ✓ Stability, long lifetime

A New Plasma-FIB Source Module



Integrated in a Newly Designed FIB Platform



2009: concept-design phase



**FEI Assessment Center at
Fraunhofer EMFT Munich**

Developed in European ENIAC project JEMSIP-3D


2010: working plasmaFIB system

Peter Ramm, Fraunhofer EMFT Munich



IMAPS Int. Conf. Device Packaging,
Scottsdale, March 10, 2011

First Plasma-FIB Results

FIB milling time: ~ 10 min for 200000 μm^3




FIB imaging resolution: ~ 60 nm at 50 pA




Reliability Testchip with CMOS stress sensors (EMFT)





Layout of CMOS stress sensor devices in 3D TSV-integrated Topchip including TSV daisychain for yield analysis



Reliability Test Chip and Application of the novel FIB Analysis Technique




Failure Analysis of ICV-SLID Technology



Peter Ramm, Fraunhofer EMFT Munich

IMAPS Int. Conf. Device Packaging,
Scottsdale, March 10, 2011

Fraunhofer
EMFT



Asymmetric formation of intermetallic compound



Alignment and mechanical contact




above melting point



SLID intermetallic formation intermediate phase



SLID final state




New European Integrated Project **e-BRAINS**


Best Reliable Ambient Intelligent Nanosensor Systems

supported by the European Commission
under support-no. ICT-257488

- Main objective of e-BRAINS: further research of selected e-CUBES technologies and implementation of new application specific technologies for heterogeneous integration of **complex advanced microsystems**
- Sophisticated new **nanosensor** systems
- 3D integrated **antennae** and **RF MEMS**
- **High Robustness and Reliability**
 - Fragile mechanical structures in MEMS/NEMS
 - Stress induced by TSV and bonding system
- Efficient **system design** support
 - Architectural design of heterogeneous systems
 - Tool set to predict functionality (incl. test devices)




The e-BRAINS project will advantageously implement results from e-CUBES, especially the European 3D technology platform



High Density Interposer for High Performance 3D Systems

Center for Microsystem Integration Munich
SIEMENS **Fraunhofer**
 EMFT

Ultra Fine Pitch Silicon Etch



Via Fill by Liquid Conductor





Photo Assisted Electrochemical Etch

- Fine pitch via array etch in Silicon
- Via diameter ~1... 30µm
- Via pitch ~1.2... 50µm
- Via depth → full wafer (!)
- Extreme exact and uniform
- Outstanding fine pitch technology

Liquid Pore Fill

- Fill of any buried pipeline system
- Pressing liquid metal into pores (batch)
- Fills across corners, overhangs,...
- Use of metal fillings (Alloys / Sn, Cu,...)
- No seed layer for processing
- Simple, low cost, high reliability

Conclusions

- **Motivations for 3D integration** are improvement of Form factor, integration density, performance and
➤ enabling of new heterogeneous systems.
- Choice of 3D technology depends on **cost-effectiveness, performance requirements and availability of devices.**
- **TSV technology** is considered today one of the most promising, high-performant and small-formfactor 3D technologies.
- **Robustness and reliability** of 3D fabrication processes are the **basic requirements !**
- Methods for corresponding assessments must be available
- **Physical failure analysis is essential** for implementation of 3D TSV products into fabrication.
- **Plasma FIB** is found an **efficient tool** for failure analysis and process development support.

**Thank you
for your attention !**

This report is based on results of JEMSIP-3D, e-CUBES and e-BRAINS projects, supported by the European Commission.

Acknowledgements to
the colleagues of the European projects,
especially Reinhard Pufall (Infineon),
Maaïke Taklo (SINTEF), Max Fleischer
(Siemens), Eric Beyne (IMEC), Pascal Couderc
and Christian Val (3D-PLUS), Alan Mathewson
(Tyndall), Bernhard Wunderle (TU Chemnitz)
and Josef Weber (Fraunhofer EMFT)

Peter Ramm, Fraunhofer EMFT Munich

IMAPS Int. Conf. Device Packaging,
Scottsdale, March 10, 2011

