

# Advanced substrate metallization in the Era of AI and HPC


---

Sam Dharmarathna


R&D Business Partner – IC substrate



# Scaling New Heights: The Exponential Growth of AI Models



leee.org



TSMC

- AI model size **growing exponentially**
- Need hardware to support the **computing needs**
  - Low energy consumption, latency, cost, yield

# Advanced packaging for AI and HPC

- Trend toward **higher-density** packaging
- **technology migration** to advanced technology
- Shrinking **I/O** pitches
- **Multi-component modules**
- System **integration, 3D stacking**

\$Bn	2023	2024F	2025F	2028F	2024F/2023	2025F/2024F	2023-2028
Leadframe	\$14.4	\$12.9	\$13.1	\$15.1	-10.0%	1.2%	1.0%
WB BGA/CSP	\$6.0	\$6.3	\$6.4	\$6.7	4.2%	1.6%	2.3%
Stacked CSP	\$6.0	\$6.5	\$6.7	\$8.9	7.0%	3.5%	8.0%
WB SiP	\$1.7	\$1.7	\$1.8	\$2.0	4.1%	1.8%	4.1%
Flip Chip SiP	\$4.0	\$4.1	\$4.3	\$6.1	3.4%	3.1%	8.9%
FCCSP	\$5.9	\$6.5	\$6.8	\$8.4	10.3%	4.2%	7.3%
3D Stacking HBM	\$0.4	\$1.1	\$2.2	\$6.1	190.4%	110.6%	75.9%
FCCSP/DRAM	\$1.5	\$1.9	\$2.1	\$2.4	29.4%	5.8%	9.6%
FCBGA <sup>1</sup>	\$9.0	\$7.5	\$7.6	\$10.4	-16.8%	2.0%	2.8%
WLCSP	\$5.2	\$5.0	\$4.9	\$7.1	-4.5%	-1.3%	6.5%
FO-WLP/PI P <sup>2</sup>	\$1.1	\$1.1	\$1.2	\$1.4	3.6%	8.6%	5.1%
HD-FO / CoWoS/CoWoS-like <sup>3</sup>	\$1.6	\$4.1	\$6.6	\$9.8	152.3%	60.2%	43.7%
COF/COG	\$2.6	\$2.4	\$2.4	\$2.8	-6.4%	0.4%	1.8%
<b>Total<sup>4</sup></b>	<b>\$59.3</b>	<b>\$61.1</b>	<b>\$66.0</b>	<b>\$87.2</b>	<b>3.0%</b>	<b>8.0%</b>	<b>8.0%</b>

Prismark Partners

- Technology is moving towards advanced IC substrates and high-density interconnects, to support the exponential growth in AI model sizes


# Advanced IC Substrates packaging

## Advantages

- Enhanced **power and signal performance** and miniaturization.

## Challenges

- Manufacturing **complexity, low yield, and cost.**
- Thermal management issues.**



: Prismark Partners

# Advanced packaging roadmap



Schematic not drawn to scale

Roadmap represents minimum values at HVM production.  
Does not include R&D capability.

Yole Intelligence

- **Bump I/O** pitch is scaling faster than **Ball I/O** which drives a finer RDL L/S at ICS package level
- Innovative NPD is essential to fill the gap and enable RDL metallization


# Advanced Patterning Technologies for IC Substrates

## Subtractive Process:

Cost: **Lower cost** due to the simpler process.

Challenges: Difficult to **etch through thick electrolytic copper layers**, to achieve fine features.

Usage: **Less complex designs** with larger features.



## Modified Semi Additive Process (MSAP):

Method: Plate only interconnects

Advantages: **Achieve finer features while using some etching.**


Applications: **Moderate to fine features.**

## Semi Additive Process (SAP):

Method: flip chip substrates with ABF layers. No copper foil, **allows finer feature resolution.**



Advantages: Achieves the **finest features among these processes**

Applications: High-density designs and **advanced packaging.**




# Deposition Mechanism

- **Bath composition**
  - $\text{H}_2\text{SO}_4$  - Conductivity
  - $\text{CuSO}_4$  - Cu source
  - **Chloride** - anchor sites to Suppressor
- **Organic additives**
  - Suppressor **adsorbed** on the surface
  - Brightener **diffuses** to bottom of the microvia
  - Leveler **selectively** adsorbs on the high current areas
- **Fill progression**
  - Plating at via bottom is fastest at the beginning
  - As plating proceeds, the potential differences and plating rate difference of surface and microvia lessen
  - Once filled, all plating rates are similar




# Innovative Additive Design


- Molecules with **certain functional groups** can be used to obtain **desired outcome**
- Innovative R&D approaches can **fine tune plating performance** to yield any **shape** depending on the additive and the conditions used



- Interact less with the current
- Lower diffusion speed





- Interact more with the current
- Higher diffusion speed



- Distributes uniformly on the surface
- Interact with the Br to create even layer

# Plating Tools for Advanced Packaging

- Electrodeposition using **advanced L/S** requires **synergy** between **equipment** and **additives** for optimal performance.
- Modern tools **utilize unique mass transfer** methods as opposed to conventional VCP systems



- Better understanding of tools and additives leads to more **robust formulations**

# Process Parameters









Parameters	Systemek UVF	
	Range	Optimum
Wetter	15 - 30 mL/L	10 mL/L
Brightener	0.5 - 2.5 mL/L	2 mL/L
Leveler	12 - 15 mL/L	5 mL/L
Copper Sulfate (CuSO <sub>4</sub> ·5 H <sub>2</sub> O)	180 - 250 g/L	200 g/L
Sulfuric Acid	40 - 60 g/L	50g/L
Chloride Ion (Cl <sup>-</sup> )	40 - 60 ppm	50 ppm

- Plating was carried out in two settings
  - VCP style tool and ASM P500 High speed plating tool

# System UVF Performance


VCP type plating tool - 15 min. plating cycle

VMS	Dimple ( $\mu\text{m}$ )	Via image	R value ( $\mu\text{m}$ )	Line area image
220/60/50	-2.15		2.4	
200/70/50	-1.2		0.88	
200/100/50	0.23		0.20	

- Higher copper sulfate concentration increases via fill efficiency
- Lower copper sulfate and higher sulfuric acid reduce R-value

# Aging Study X-Sections



VCP type plating tool - 15 min. plating cycle



- Consistent via fill up to 300 Ah/L
- Defect free, flat to slight bump

# System UVF Performance

ASM Nexx HSP tool – full panel plating 510x510mm



- Via size 65X40  $\mu\text{m}$  , Overburden 18  $\mu\text{m}$ , plating time 20-23 min
- All vias filled flat, No cavities,

# Physical Properties – Tensile and Elongation

	Break Force [lbf]	Elongation [%]	Tensile Strength [PSI]	Thickness [Mil]	
0Ah/L	1	70.63	19.48	42671.46	3.5
	2	68.47	18.97	41860.52	3.46
	3	61.90	20.30	41211.44	3.18
	4	61.40	19.72	41626.67	3.12
	5	61.56	23.40	41961.06	3.11
	6	60.51	22.80	41517.20	3.09
	Mean	63.06	<b>20.92</b>	<b>42582.07</b>	<b>3.14</b>

	Break Force [lbf]	Elongation [%]	Tensile Strength [psi]	Thickness Mils	
150Ah/L	1	77.93	27.77	44281.50	3.73
	2	58.46	23.44	41420.72	2.99
	3	55.77	18.36	40018.00	2.95
	4	53.96	21.23	39628.57	2.88
	5	52.95	20.56	39385.47	2.85
	6	56.07	26.30	43068.00	2.76
	7	49.46	24.84	38857.26	2.69
	8	51.31	24.86	42690.83	2.54
	Mean	56.99	<b>23.42</b>	<b>41168.79</b>	<b>2.92</b>

Plating Condition	2.0 ASD	4.5 ASD
Elongation (%)	22.0	20.1
Tensile Strength (PSI)	40400	40000
Internal Tensile Stress (kg/mm <sup>2</sup> )	0.87	0.85

- Tested according to IPC-TM-650
- Stable performance and pass IPC Class III


- Physical properties are consistent after plating at various conditions
- Low Internal Stress

# 6x Solder shock and 10x IR Reflow


150 AH/L		300 AH/L	
6x solder shock	10x IR Reflow	6x solder shock	10x IR Reflow
			
			
			
No cracks	No cracks	No cracks	No cracks

- No cracks or hall wall pull away during thermal reliability testing

# Deposit Purity - SIMS Analysis





Element	Concentration (ppmw)
Sulfur	0.848
Carbon	1.98
Oxygen	1.66
Chlorine	0.163
Nitrogen	0.114



- Low impurities co deposit with Cu
  - Electrical conductivity, grain structure, Cu reduction during SAP / mSAP, physical properties

# Grain structure evaluation



- Deposit had equiaxial grain structure
- Grain structure was consistent under different plating conditions

# Conclusion

- **Excellent via fill** capability and **uniformity** in Electroplating for IC Substrates.
- **Tensile strength and elongation** meet IPC Class III standards and showed **low internal stress**.
- **All the additives can be analyzed by CVS**, ensuring defect-free bottom-up fill and stable performance over time.
- The process is **compatible** with cationic **membranes**, further enhancing reliability and application flexibility.
- **Enable higher density connectivity, miniaturization, and performance improvements.**

# Contact us



## Sam Dharmarathna

*R&D Business Partner – IC substrate*



[saminda.dharmarathna@macdermidalpha.com](mailto:saminda.dharmarathna@macdermidalpha.com)



[macdermidalpha.com](http://macdermidalpha.com)



[linkedin.com/in/dasaminda/](https://www.linkedin.com/in/dasaminda/)



## CONFIDENTIAL CAUTIONARY STATEMENT

This presentation contains confidential information relating, without limitation, to the Company's products, knowledge, formulations, methods, processes, techniques, suppliers, customers, competition and market shares. This confidential information is strictly private and personal to its recipient and should not be copied, distributed or reproduced in whole or in part, nor communicated to any third party. Recipient shall maintain this confidential information in the strictest secrecy and confidence, with the same degree of care with which it protects its confidential information of like nature, and shall not use this confidential information for any purpose other than the intended purpose discussed with the Company. In addition, industry, market and competitive position data in this presentation are derived from the Company's own internal estimates and research, but also from industry and general publications and research, surveys and studies conducted by third parties. While the Company believes this data is reliable, it has not been verified by any independent source, and as a result, the recipient is cautioned not to place undue reliance on this data.