



M-Series™ Fan-out Interposer Technology (MFIT™)
with vertical interconnect blocks

Robin Davis – Sr. Director of Business Development

Benedict San Jose – Principal Materials, Process, & Integration Engineer



21ST INTERNATIONAL CONFERENCE & EXHIBITION ON
DEVICE PACKAGING
SHERATON GRAND AT WILD HORSE PASS PHOENIX, AZ
MARCH 3-6, 2025 • WWW.DEVICEPACKAGING.ORG

Outline

- Introduction
- MFIT Process Flow Overview
- MFIT Process Flow Details
- Conclusion

Outline

- Introduction
- MFIT Process Flow Overview
- MFIT Process Flow Details
- Conclusion

Introduction

Why fanout interposers?

AI & HPC Driving Multi-Chip Integration

- AI & HPC require multiple processors & HBM for high-speed computing
- Fine-line RDL enables chiplet architectures but increases defect risk
- Fan-out interposers provide scalable, cost-effective integration


Fan-out vs. Si Interposers

- No TSVs required → Lower cost, simpler manufacturing
- RDL with polyimide (PI) improves signal integrity over silicon passivation
- HVM in 300mm wafer today - → roadmap to 600mm large panels

Reducing Defect Risk & Improving Yield


- Fine-line, high-density RDL requirements (UCIe, HBM3 & 4) increase yield risk
- Chip-first RDL embeds expensive processors too early → High risk
- Fan-out interposers enable known-good RDL bridge dies → Higher yield, lower risk

48mm x 80mm interposer
on 300mm wafer



60% area efficiency*
11 packages

on 600mm panel




90% area efficiency*
84 packages

*Ratio of total package area ÷ total panel area

Introduction

What is M-Series Fan-out Interposer (MFIT) Technology?




Molded fan-out interposer with embedded components

- Bridge die
- IPDs (such as DTCs)
- Active devices

Through Mold Interconnects

- Molded copper vias (MCVs)
- OR -
- Vertical interconnect blocks (pre-fabricated and placed like other components)




Outline

- Introduction
- MFIT Process Flow Overview
- MFIT Process Flow Details
- Conclusion


MFIT Process Flow Overview

Simple Schematic Overview




MFIT Process Flow

High Level Flow



MFIT Process Flow

High Level Flow



Embedded components

Interposer

Chips last and finishing

Two process flows:


1. Glass carrier flow
2. Full thickness flow

Outline


- Introduction
- MFIT Process Flow Overview
- MFIT Process Flow Details
- Conclusion

MFIT Process Flow

Embedded Components



1.



1.i. & 1.ii.


1.iii.

1.iv.

1.v.




1.vi.

1.vii.





MFIT Process Flow

Embedded Components




MFIT Process Flow

Embedded Components




MFIT Process Flow

Embedded Components




RDL Bridge Die



RDL Bridge Die
(with optional MDx layers)

MFIT Process Flow

Interposer





Interposer

Two process flows:

1. Glass carrier flow
2. Full thickness flow





MFIT Process Flow - #1 Glass Carrier

Interposer










MFIT Process Flow - #1 Glass Carrier

Interposer







MFIT Process Flow - #1 Glass Carrier

Interposer








MFIT Process Flow - #2 Full Thickness

Interposer




MFIT Process Flow - #2 Full Thickness

Interposer



MFIT Process Flow

Chips Last & Finishing









Chips last and finishing

Two process flows:

1. Glass carrier flow
2. Full thickness flow





MFIT Process Flow - #1 Glass Carrier

Chips Last & Finishing



MFIT Process Flow - #1 Glass Carrier

Chips Last & Finishing








- | 6. | 7. |
|------------------------------|----------------------------------|
| i. Chips Last FC bonding | i. UBM Seed PVD |
| ii. Module level test | ii. UBM Photoresist |
| iii. Die Underfill | iii. Expose & Dev |
| iv. Cure | iv. Cu Pillar Plating |
| v. Mold | v. Strip & Etch |
| vi. Cure | vi. Reflow |
| vii. Backgrind | vii. AOI |
| viii. Marking | viii. Glass Carrier 2 Debond |
| ix. AOI | ix. Optional backside metal |
| x. Glass Carrier 2 Bond | x. Proceed to substrate mounting |
| xi. Glass Carrier 1 Debond | xi. System level test |
| xii. Clean | |

Ship Out

MFIT Process Flow - #2 Full Thickness

Chips Last & Finishing




Outline

- Introduction
- MFIT Process Flow Overview
- MFIT Process Flow Details
- Conclusion

Conclusion

- AI & HPC driving multi-chip integration
- Fine-line, high-density RDL requirements (UCIe, HBM 3 & 4) increases yield risk
- Fan-out interposers with RDL bridges provide a scalable, high-yielding solution
- Full-Thickness flow with VIBs simplifies process complexity, reducing cost & improving manufacturability



MFIT provides a robust, scalable solution that reduces yield risk & improves manufacturability for next-generation AI & HPC packaging

Thank you from  DECA