

# Breaking Barriers in Semiconductor Packaging: Leveraging Glass-Based Substrates for Superior Connectivity

Sung Jin Kim, Ph.D.

CTO  
Absolics Inc.

absolics





# Where we are at?

# Advanced Packaging, Where are we at?

absolics




Artificial Intelligence

High Performance Computing

Next Gen Communications

Heterogeneous Integration




Too Many Interfaces

Complicated Supply Chain

Performance Limitation



Miniaturization Challenges

# A Typical AI System



## HPC Chips

- XPU's
- HBM's
- Passives
- Substrates




# Necessities – Advanced Packaging Industry

absolics



- ✓ Packaging Requires Out-of-Box Solutions for
  - **More Functionality** for more chips and devices
  - **More Bandwidth**
  - **Higher Performance**
  - **Technology Scalability** for Sustainability
  - **Lower Energy Consumption**
  - **Shorter Development Leadtime**
  - **Reasonable Cost Packaging Options**
  - **And, more ...**




2.5D Technologies

3D Technologies


Novel Interconnections

Instrumental Advancements



Packaging Substrates

*Today's Focus*



- ✓ User Demands
  - More Functionality
  - More Bandwidth
  - Higher Performance
  - Technology Scalability
  - Lower Energy Consumption
  - Shorter Development Leadtime
  - Reasonable Cost Packaging Options
  - And, More ...

**Simpler Package Structure**

**Denser RDL (Traces and BVH)**

**Larger Package Body Size**

**Flatter Conductor Surface**

**Less Company Involvement**



# What we need to focus?

# To Solve Substrate Challenge, What We Need Today?

absolics



Common Features  
for These 3  
Products?



- ✓ In an industry, an **underdog** refers to a company, startup, or individual that is at a disadvantage compared to dominant competitors, often due to factors like limited resources, brand recognition, market share, or experience. However, **underdogs** are known for their resilience, innovation, and ability to disrupt the market by challenging established players through unique strategies, groundbreaking technologies, or superior customer experiences. For example, a small semiconductor startup competing against giants like Intel or TSMC could be considered an **underdog** if it introduces a novel technology that challenges industry norms despite having fewer resources.


# absolics

Providing the Ultimate Solution to 3DHI


absolute solution for integrated circuits

# absolics

'IC' On A Thin Glass Substrate



Manufacturing  
Incentives



NAPMP (National Advanced Packaging Manufacturing Program)

R&D Incentives

## Advantages


Superior Electrical Performance

High Dimensional Stability

Fine-Line Routing Capability

Improved Thermal Stability

Higher Integration Potential



## Challenges

Fragility and Mechanical Strength

Manufacturing Complexity

Cost Considerations

Thermal Conductivity

Adoption Barriers

**Challenges facing are significant | Opportunities for 'Innovation' and 'Growth'**

# absolics, Past 10+ Years in SK Group

absolics



1<sup>st</sup> Glass Core Substrate  
MFG PJT Start



2018. APR

Established  
USA Corporation




2021. NOV

1<sup>st</sup> Plant Completion  
@ Covington GA




2024. APR

World 1<sup>st</sup>  
Glass Core Substrate  
Volume Production



2025




Business  
Technology  
Assessments

(3 Years)

Lab-to-Fab  
with Customer  
Engagements

(6 Years)





Unprecedented  
Ecosystem  
Builds

Process Transfer & Customer Site-Qualification

(1+ Years)

# How Does Glass Substrate Break Barriers?

Today, companies are heavily working on 3DHI (3-Dimensional Heterogeneous Integration)



**Simpler Package Structure**

**Denser RDL (Traces and BVH)**

**Larger Package Body Size**

**Flatter Conductor Surface**

**More Company Involvement**


What if, we have **An Ultimate Solution for Die-to-Die Interconnections** for **'More Bandwidth'** with **'Reasonable Package Cost Options'**

✓ Parallel Interface with 2.5D+ PKG

- Lower Power Consumption
- Higher Bandwidth
- Higher PKG Cost

✓ Serial Interface with 2D PKG

- Higher Power Consumption
- Limited Bandwidth
- Lower PKG Cost





✓ **Parallel Interface** with **2D PKG**


- Lower Power Consumption
- Higher Bandwidth
- Lower PKG Cost

# absolics Contribution to 3DHI

absolics enables **'Parallel Interface'** with **'2D PKG Options'**




## 3DHI Requirements



### More TR / mm<sup>2</sup>

- Finer RDL
- Finer Interconnection Pitch
- Larger Package




### Minimum BU Layers

- Higher Yield & Performance




### Less Energy Consumption



### Simpler SC/Process Flow

- Lower Cost & Higher Yield



### Ultra Flatness both in:

- Warpage
- Conductor Surface



**Scaling Up**  
HPC System  
Performance  
Improvement

**Scale Down**  
Energy Usage,  
Formfactor, Supply  
Chain

**Scale Out**  
Expandability with  
affordable Chiplets  
Solutions

**Scale In**  
Ultra Fine  
Interconnections  
with Glass Core

