

**FLORIDA
SEMICONDUCTOR
ENGINE**


SemiconductorEngine.org

System Modeling for Advanced AI Superconducting Hardware

IMAPS ATW

Sep 23, 2025

Hasantha Malavipathirana, Manu Perumkunnil




imec


Outline

- Motivation for cryogenic computing (Superconducting Digital)
- Introduction to superconductivity
- SCD technology innovations and capabilities at imec
- Superconducting circuits and system modeling

Demand for computing is soaring




AI compute growing:
4.6X per year




By 2040 **50%** of world's electrical power will be used for computing

Enabling a comprehensive solution for SCALING


Superconducting Digital Technology




1000X BANDWIDTH



1000X COMPUTE
DENSITY




AI @10% TCO




100X ENERGY
EFFICIENCY

What is superconductivity


A perfect, zero resistance electrical conductor



Zero resistance, $T < T_c$




Cooper pairs carry
supercurrent



Perfect diamagnet



Physics of superconducting digital devices

Zero resistance wires



- THz bandwidth interconnects
- Optical like interconnects with no amplification



Meissner effect



$$\Phi_0 = \frac{h}{2e} \approx 2 \text{ mApH}$$

- Quantum accurate digital bits
- Large noise margin
- Fundamental limit for energy

Josephson junction



$$E = 0.2 \text{ aJ}$$

- Fast, low energy logic and memory

New material and fabrication flow

State-of-the-art Nb technology

200°C budget

Process compatibility

250 nm feature size

Device density

200 mm wafers

Process scalability

$T_c \sim 9 \text{ K}$

Material properties

Low L_{kinetic}

Routing density & EDA

imec NbTiN technology

420°C budget

50 nm feature size


300 mm wafers

$T_c > 12 \text{ K}$

High L_{kinetic}

Key innovations: make SCD practical


Re-starting Moore's law – for compute at scale!



- 28 nm fabrication stack with new materials (300 mm)
- Device Scaling → 2X density / node
- Power Scaling → AC power distribution with capacitors
- Cold-DRAM & Josephson SRAM

System technology co-development

Application driven full stack system technology co-development



Activities

- + Performance modeling
- + EDA development
- + Development of superconducting modules: compute, memory, power delivery
- + Interface to room temperature
- + Packaging
- + PDK development
- + Technology development & scaling
- + Testing & characterization



Imec capabilities

Personnel, Infrastructure and Funding




Team


imec, Leuven

imec, Florida
Regional talent

Bartow



Florida



Leuven



- Design & Test
- 4 K cryostat & test equipment
- New cryostat & lab building

>129,000 sqft
Cleanroom


Supported by Osceola County, State of Florida, imec INVEST+, FSE, DOE, and LPS

Superconducting Digital Technology

The Process Stack




Fabrication

FP2
M6
M5
MF
M4
M3
M2
M1
M0
GND
MP5
MP4
MP3
MP2
MPI
FPI






16ML stack vision to enable scalable superconducting digital technology

- Flux trapping layers
- Superconducting BEOL (wires & vias)
- Superconducting FEOL (Josephson Junction)
- Power Delivery Network (MIM capacitors, wires & vias)




SCD circuits and gate library


Inform system models and PDK development



Josephson SRAM cell



SCD Network




Supported by FSE

Superconducting Digital Systems

Scale up (3D Integration) → Superconducting Blade

System



Superconducting interposer (4 K)

- + Superconducting compute stacks
- + Superconducting network stacks

Glass bridge / thermal break

- + 4 K-77 K link




Cryo-CMOS interposer (77 K)

- + Cryo-DRAM

Cryo-optical modulators

SCD system modeling

Analytical Performance Modeling



Supported by FSE

Summary

- SCD technology can perform exascale computing at 100x less power and 1000x integration density
- These gains are enabled by the physics of superconducting devices combined with the advanced process and packaging technologies
- Imec demonstrated sustainable scaling for SCD
- Imec performs system technology co-development of SCD technology

Thank You

Questions?

Hasantha Malavipathirana

hasantha.malavipathirana@imec-int.com