




ENABLING the FUTURE






Building Blocks & Tradeoffs

Mike Kelly | VP, Chiplets & FCBGA Packaging

Dave Hiner | Sr. Director, Package Development

Suresh Jayaraman | Sr. Director, Package Development




Overview

- ▶ Goal: Create critical thinking for the best way to achieve HI integration
- ▶ Show next level details that impart real experience and the ability to overcome


Agenda

- 1 ▶ High Level Trends for Advanced IC Packaging
- 2 ▶ Chiplets Packaging: Getting Started
- 3 ▶ Module-based Products: 2.5D, HDFO, Bridges
- 4 ▶ PADK SmartPackage™ Design Environment

Compute: Follow the Data



Compute: Follow the Data





Trends

Compute Product Trends & IC Package Implications

Higher memory BW

- ▶ Memory co-located in package

High wafer costs
Finer market targeting

- ▶ **Chiplets:** Create silicon die that can be reused

More silicon content

- ▶ Larger package sizes, pushing **100 x 100 mm**

POWER

More electrical
Power delivery


- ▶ More embedded passives

Higher total power


- ▶ Improved thermal power dissipation solutions

Advanced Packaging: Major Advances

- ▶ Growing adoption of chiplet-based products for 2-D layouts
- ▶ Power Delivery Network (PDN) emphasis and creative use of deep trench capacitors (DTC)
- ▶ Higher power and use of metal-type TIM materials
- ▶ Use of larger package substrates
- ▶ Use of Cu-hybrid 3D stacking on the high end



Trends: Chiplets





Solutions

Package Construction Tradeoffs

Die-to-Die Interface Requirements

- ▶ Total die-to-die BW
- ▶ Line speeds
- ▶ Latency
- ▶ Bump pitches
- ▶ L/S, layer count
- ▶ Dielectric layer

Power Delivery Requirements

- ▶ $V = L \, di/dt$
- ▶ Power/current
- ▶ Bypass caps
- ▶ Capacitance
- ▶ Lower L construction
- ▶ Cap locations & value

Module Size Substrate Requirements

- ▶ Number & size of die
- ▶ Module warpage
- ▶ Defect density = yield

Power Dissipation Requirements

- ▶ Operating frequency
- ▶ Clocking strategies
- ▶ Power density
- ▶ Theta J_c

Module Definition

Trends: Die-to-Die Interface (Bandwidth)

► Parallel interfaces




- More physical wires
- **Lower latency**
- Lower power

► Serial interfaces



- Fewer physical wires
- Higher latency
- Higher power



► Module based


- One physical wire/bit
- Each I/O driver is small
- **HDFO / S-Connect**
- **2.5D TSV**

► MCM

- Many bits per wire pair
- Large I/O driver area


Universal Chiplet Interconnect Express (UCIe)

UCIe




*image courtesy www.eetimes.com

- UCIe is an open industry standard, multi-protocol, high bandwidth (up to 32GT/s per lane), die-to-die (Chiplet), interconnect that standardizes inter-die communication on-package
- Amkor's HDFO technology will support the "UCIe Physical Layer (bus interface)" full frequency and time-domain simulations including RDL fabrication tolerances



Chiplet Advantage: Getting Started

Package Perspective





- ▶ Decide on the Die-Die Interface
 - ▷ Required L/S to get signal/power routing accomplished
 - ▷ Layer count
- ▶ Select Die-Die Interface Construction
 - ▷ Substrate, HDFO interposer, Silicon bridge or interposer
 - ▷ Dies-Last or Dies-First
- ▶ Electrical analysis
 - ▷ Signaling: Check interface construction selection
 - ▷ Power Delivery: Bypass cap technology and location
- ▶ Dissipated Power
 - ▷ If lidded package: Polymer or Metal TIM
- ▶ Design and fabricate test-vehicle for full functional verification and reliability qualification


Die-to-Die Interface Requirements

Die-to-Die Interface	Die-to-Die Interface	Requirements
▶ Total die-to-die BW ▶ Line signaling speed ▶ Latency ▶ Bump pitches ▶ Bump pitches ▶ L/S & layer count	L/S Layer count Bump pitch Construction Signaling Rate	2 μm 4 Layers 45 μm RDL – Cu/PI 8, 12, 16, 32 Gb/s
		<1.5 μm 3~4 <55 μm BEOL (Si)


Module Definition




Power Delivery Requirements



Package Types for Heterogeneous/Chipllets




Solutions: Chiplets HI Integration Paths





Modules: 2.5D TSV Silicon Interposers

Si Interposer Solutions (2.5D TSV)



Package

- ▶ Up to 85 mm body
- ▶ Dominated by ASIC + HBMx

Top Die

- ▶ ASIC (5 nm, reticle size), 2x chiplets
- ▶ Up to 8x HBM (2/2E/3)

Interposer

- ▶ Up to 3x reticle size
- ▶ Front and backside finish (MEOL)

Assembly

- ▶ CoW

Reliability

- ▶ STD FCBGA MSL4, TC'G' 1000x, uHAST 264 hrs, HTS 1000 hrs



Design

- ▶ Full interposer design rules available




Modules: HDFO (Substrate SWIFT™ [S-SWIFT™])

HDFO (RDL) Interposer Solutions (S-SWIFT™)



Package	▶ Up to 85 mm body ▶ Stiffener and lidded
Top Die	▶ Chiplets (chip-first/last config)
Interposer	▶ Up to 3x reticle size (~2500 mm²) ▶ Front and backside finish (MEOL)
Assembly	▶ CoW
Reliability	▶ STD FCBGA MSL4, TC'G' 3000x, uHAST 264 hours, HTS 2000 hours
Design	▶ Full interposer design rules available



HDFO Offerings



- ▶ Amkor offers both dies-first and dies-last process flows
- ▶ Current demand is dominated by dies-last product constructions
- ▶ We expect more demand for dies-first in the future as minimum bump pitches shrink for the die-die interfaces and bump pitch range stays large



S-SWIFT™ Dies-Last & Dies-First

Structure and Features


	S-SWIFT™ Dies-Last	S-SWIFT™ Dies-First
Structure		
ASIC interconnection	Solder joint	RDL via plating
HBM bearing	Available	Not, available now
KGD loss issue	Less sensitive	More sensitive
Cost	Baseline	Lower cost
RDL layers	2-6L qualified	2L qualified
ASIC bonding	Face-down bonding	Face-up bonding
Die to RDL gap	Underfill	Passivation/Mold
Top Die Bumping	Baseline	More flexible

High Density Fan-Out (HDFO), Dies-Last (S-SWIFT™)

Not To Scale




- ▶ Multi dies & HBM integration in fan-out module
- ▶ Multilayer copper and organic dielectric RDL
- ▶ 2 μm line/space capability, 2~6 layers
- ▶ 3 μm nominal Cu line height
- ▶ 3 μm nominal PI between Cu
- ▶ Flexible solution
 - ▷ Fine pitch support for L1 down to 40 μm pitch
 - ▷ Plated Cu pillar or LF solder for L2 bumps



HDFO Dies-Last: Reliability Performance

► S-SWIFT™ with 6L RDL

- ▷ Package 51x51 mm/Module 27 x 27 mm
- ▷ 4 chiplet dies 150 mm²
- ▷ 6L RDL with 2/2 μm L/S
- ▷ 110 μm C4 BP



Test Item	Test Condition	Read Point	MR	LAB
MSL4	30°C/60%RH 96H	245°C x3	Pass	Pass
TCB	-55°C/125°C	x500, x850, x1000	Pass	Pass
		x1500, x5000	Pass	Pass
TCG	-40°C/125°C	x500, x850, x1000	Pass	Pass
		x1500, x5000	Pass	Pass
uHAST	110°C/85% RH	264 hrs	Pass	Pass
HTS	150°C	500 hrs, 1000 hrs	Pass	Pass



Dies-First

Amkor S-SWIFT™ Dies-First

- ▶ Generally used for smaller modules and packages
- ▶ **Typical** Package features
 - ▷ Module sizes: 300-600 mm²
 - ▷ Die size: 40-120 mm²
 - ▷ Bump Pitches: 30-50 μm
 - ▷ Line/Space: 2 μm L/S minimum







Test Item	Test Condition	Read Point	Results
MSL3	30°C/60% RH 192H	245°C x3	Pass
uHAST	130°C/85% RH w/precon	192 hrs	Pass
TCG	-40°C/125°C w/precon	1000x (and 2000x)	Pass
HTS	150°C	1000 hrs (and 2000 hrs)	Pass



Modules: S-Connect™ Development Status

Bridge Die Interposer Solutions (S-Connect™)







SmartPackage™ PADK

Amkor's SmartPackage™

- ▶ Amkor's SmartPackage™ offers
 - ▷ Customized heterogenous design experience
 - ▷ Full connectivity verification, DRC and assembly optimization
- ▶ Amkor is a package development and assembly leader enabling
 - ▷ Pathway for assembly requirements to be built into the SmartPackage™
 - ▷ Value of assembly verification earlier in the package design process



Amkor's SmartPackage™





ENABLING the FUTURE

Thank You

