



Achieving Large-Scale HBM Integration with Adaptive Pad Stacks on Molded Embedded Bridge Die Interposers

Benedict San Jose – Pr. Materials, Process, and Integration Engineer

Cliff Sandstrom – SVP of Technology Development

Craig Bishop – CTO

Tim Olson – CEO & Founder




Outline

- Background
- Managing the increase in package sizes
 - Transition away from Si interposers
 - Shift to Fan-out technology
 - Advance toward large panel
 - Extend Adaptive Patterning
- Conclusion



Chipelets are everywhere

Consumer




M1 Ultra
2x M1 Max die




AMD RDNA3
7 chiplets

Data Center




AMD EPYC
9 chiplets




AWS Graviton
7 chiplets

AI




AMD MI300
13 chiplets + 8 HBM



Intel Ponte Vecchio
39 chiplets + 8 HBM

AI driving an explosion in package size



Outline

- Background
- How to manage increasing package sizes
 - Transition away from Si interposers
 - Shift to Fan-out technology
 - Advance toward large panel
 - Extend Adaptive Patterning
- Conclusion


Outline

- Background
- How to manage increasing package sizes
 - Transition away from Si interposers
 - Shift to Fan-out technology
 - Advance toward large panel
 - Extend Adaptive Patterning
- Conclusion




Transition away from Si Interposers

- Key challenges driving the change:
 - Overlay control very difficult for $\geq 4x$ mask reticle stitching for large packages¹
 - Si interposer warpage & scaling to finer pitch²
 - CTE mismatch between Si interposer & organic substrate³
 - Package co-planarity across temperature range for PCB mounting¹




4x mask reticle stitching of 5th Gen CoWoS-S

¹"Wafer Level System Integration of the Fifth Generation CoWoS-S with Performance Si Interposer at 2500mm²".
P.K. Huang, et.al. (TSMC), ECTC, 2021



TSV to C4 bump pad open defect due to Si wafer warpage during CMP

²"Assembly Challenges in Developing 3D IC Package...",
R. Chaware, et.al. (Xilinx, TSMC), ECTC, 2015



Package warpage simulation of Si-interposer

³"Study of Warpage and Mechanical Stress of 2.5D Package Interposers...", T. Hisada, et.al. (IBM Japan), IMAPS Symposium on Microelectronics, 2012

Outline

- Background
- How to manage increasing package sizes
 - Transition away from Si interposers
 - Shift to Fan-out technology
 - Advance toward large panel
 - Extend Adaptive Patterning
- Conclusion


Shift to Fan-out Technology

What?

- Break up the monolithic Si interposer into smaller manageable pieces having high-density interconnects - Si bridge die
- Embed the Si bridge die into a molded fan-out interposer


Why?

- Provides high-density interconnect where it's needed
- Composite EMC & bridge die reduces impact of CTE mismatch
- Clear path to larger formats (e.g. 600×600mm)



M-Series Embedded Bridge Fan-out Interposer

Application Example: 12 HBM3 Fan-out Interposer ($>3,800\text{mm}^2$)



Example cross-section (not to scale)

Note: Patents issued & pending on structures & methods

- 48mm x 80mm embedded bridge interposer
- 12 embedded bridges for HBM3
 - $\sim 9.5 \times 7.5 \text{ mm}$
 - $73 \mu\text{m}$ HBM3 pitch
 - $43.5 \times 55 \mu\text{m}$ PHY pitch
- 10 embedded die-to-die bridges
 - $35 \mu\text{m}$ pitch on processors
 - $3 \times 8 \text{ mm}$ & $3 \times 5 \text{ mm}$
- Integrated embedded components
 - Passive devices embedded in the interposer
 - Roadmap to active devices (e.g. V-reg)

HBM3 Interface





Figure 95 — Staggered MicroBump Pattern

Label	Nominal Value	Description
X	96 μm	Horizontal pitch of two adjacent MicroBumps
Y	110 μm	Vertical pitch of two adjacent MicroBumps
$P_{\min}$	73 μm	Minimum pitch of the bump field
D	28 μm	MicroBump diameter
S		Bump-to-bump air gap; $S = P_{\min} - D$

M-Series Embedded Bridge Fan-out Interposer

22 Embedded Bridge Die – Test Vehicle Design Proposal



12 HBM3 Fan-out Interposer

- **48mm x 80mm**
- **12 embedded bridges for HBM3**
 - ~9.5 x 7.5 mm
 - 73 μm HBM3 pitch
 - 43.5 x 55 μm PHY pitch
- **10 embedded die-to-die bridges**
 - 35 μm pitch on processors
 - 3 x 8 mm & 3 x 5 mm

HBM3 Interface




Figure 95 — Staggered MicroBump Pattern

Label	Nominal Value	Description
X	95 μm	Horizontal pitch of two adjacent MicroBumps
Y	110 μm	Vertical pitch of two adjacent MicroBumps
P _{MIS}	73 μm	Minimum pitch of the bump field
D	28 μm	MicroBump diameter
S		Bump-to-bump air gap; S = P _{MIS} - D

Note: Patents issued & pending on structures & methods

TSMC CoWoS adopts embedded bridge fan-out for > 3X reticle size

CoWoS-L announced at ECTC 2023*

CoWoS Architecture Evolution for Next Generation HPC on 2.5D System in Package

Yu-Chen Hu
Taiwan Semiconductor
Manufacturing Company, Ltd
Hsinchu, Taiwan
YCHUQ@tsmc.com

Yu-Min Liang
Taiwan Semiconductor
Manufacturing Company, Ltd
Hsinchu, Taiwan
YMLIANGA@tsmc.com

Hsieh-Pin Hu
Taiwan Semiconductor
Manufacturing Company, Ltd
Hsinchu, Taiwan
HPHU@tsmc.com

Chia-Yen Tan
Taiwan Semiconductor
Manufacturing Company, Ltd
Hsinchu, Taiwan
CYTANI@tsmc.com


Chih-Ta Shen
Taiwan Semiconductor
Manufacturing Company, Ltd
Hsinchu, Taiwan
CTSHENA@tsmc.com

Chien-Hsun Lee
Taiwan Semiconductor
Manufacturing Company, Ltd
Hsinchu, Taiwan
CHLEE@tsmc.com


S. Y. Hou
Taiwan Semiconductor
Manufacturing Company, Ltd
Hsinchu, Taiwan
SYHOU@tsmc.com

Abstract— Chip-on-wafer-on-substrate (CoWoS®) is an advanced packaging technology to make high performance computing (HPC) and artificial intelligence (AI) components. As a high-end system-in-package (SiP) solution, it enabled multi-chip integration in a side-by-side manner within a compact floor plan than traditional multi-chip module (MCM). Scaling up of the interposer area is one of the key attributes to accommodate more active circuits and transistors into the package to boost the SiP system performance. CoWoS-S based on Si interposer has been developed up to an interposer area of 2500 mm² by four-mask stitching. However, the unprecedented interposer area poses major yield and manufacturing challenges. Ways to overcome the Si Interposer size limitation becomes highly desirable.


applications associated with the accessibility of deep learning and big data analysis are growing to drive more bandwidth for the HPC system. Not only the data processing speed in SoC itself needs to be increased, the data transmission bandwidth between SoC and memory also plays a key role in HPC systems which process big data in the parallel processing architecture. The pursuit of high bandwidth and low signal latency interconnect become increasingly critical in high density heterogeneous integration. Among the advanced packaging 3DIC technologies developed in recent years [1-], the CoWoS platform has been widely adopted by HPC system for its unique capabilities of large integration



Silicon Interposer CoWoS-S



Molded Bridge Interposer CoWoS-L



CoWoS moving away from
Si interposer to
molded bridge die fan-out

*"CoWoS Architecture Evolution for Next Generation HPC on 2.5D System in Package". Y.C. Hu, et.al. (TSMC), ECTC, 2023

Outline

- Background
- How to manage increasing package sizes
 - Transition away from Si interposers
 - Shift to Fan-out technology
 - Advance toward large panel
 - Extend Adaptive Patterning
- Conclusion




Scaling up to 600mm large panel for growing body sizes

600mm is a semi standard (SEMI 3D20)

- 600mm x 600mm delivers:
 - 500% increase in active area (vs. 300mm round)
 - Estimated 25% reduction in the cost of capital per unit output
 - Estimated 15% reduction in the cost of materials (higher utilization of PI & PR)
 - Projected 20% base cost reduction vs. 300mm round
- Example: 48mm x 80mm body size (3,840mm²)

*When considering area efficiency,
potential for up to 40% savings*





300mm round wafer

60% area efficiency*

11 packages

*Area efficiency = area of potential
packages per panel ÷ panel active area



600mm square panel


90% area efficiency*

84 packages




Key Challenges of Large Panels

- Handling panel level warpage & sag
- Improving process yield
- Critical dimension (CD) control
- Technology maturity
- Die shift



M-Series FOPLP warpage data





M-Series FOPLP die shift data

#1 Challenge in embedded devices – Die shift

1. Variation in mechanical placement of die



2. Displacement during encapsulation (molding)




Solving die shift with Adaptive Patterning (AP)




→ Unique lithography optimized to account for die shift on every device on every wafer or panel

Adaptive Patterning Process Flow



Step #1 - Die Measurement (data from Gen 2 M-Series TV*)




DMS = High speed precision X, Y, and Θ measurement of each device



X, $5\sigma = 27.4\mu\text{m}$

Y, $5\sigma = 28.4\mu\text{m}$

Θ , $5\sigma = 0.04^\circ$



X, Y, Θ combined to radial shift




Typical DMS precision
 $\leq 0.5\mu\text{m}$ @ 3σ



*"Integrating Chiplets using Chips First UHD Fan-out...",
B. San Jose, C. Sandstrom, T. Olson, et.al. ECTC 2023


Step #3 – LDI PI dielectric exposure

Vias perfectly aligned to Cu studs (die pad contacts) using Adaptive Patterning





Layout of Gen 2 Test Vehicle


**"Integrating Chiplets using Chips First UHD Fan-out...",
B. San Jose, C. Sandstrom, T. Olson, et.al. ECTC 2023*





Gen 2 vias on 12μm Cu studs




Gen 1.5 vias



Step #3 – LDI PI dielectric exposure (reduction of radial shift)



Up to 35µm of radial shift
can be compensated



Interface A: Via opening image




Adaptive Patterning
effectively removes the
radial shift with precise
alignment of all features
from 35µm → 1.2µm

Outline

- Background
- How to manage increasing package sizes
 - Transition away from Si interposers
 - Shift to Fan-out technology
 - Advance toward large panel
 - Extend Adaptive Patterning
- Conclusion



Extend Adaptive Patterning



Deming's Red Bead Game

Dr. Deming's System of Profound Knowledge
"Life is variation, variation there will always be"




W. Edwards Deming
1900 - 1993

- Adaptive Patterning was created from a completely new mindset – to accommodate vs. fight natural variation
- Real-time design-during-manufacturing for every wire on every device on every wafer
- Adaptive Patterning solves the most critical challenge for fan-out: die shift

M-Series Embedded Bridge (with Adaptive Pad Stacks)

Increases manufacturing process window by 10X



Conventional methods for embedded bridge die face critical challenges:

- Requires tight $\pm 1\mu\text{m}$ or less bridge die location as fabricated
- Bridge die size limited due to rotation criticality
- Scaling number of bridge die presents significant yield challenge

Adaptive Pad Stacks in cross-section

The new Adaptive Pad Stacks technique uses Adaptive Patterning (AP) to solve these challenges:

- Adapts RDL layer patterns to ensure highly manufacturable product
- Compensates for each bridge die independently, improving yield for interposers with growing number of bridge die
- Allows continual scaling down in flip chip pitch

Adaptive Pad Stacks allow wide manufacturing tolerances



	Flip chip pitch	Bridge die position tolerance	
		XY @ 3σ	θ @ 3σ
Gen 1.5	35 μm	$\pm 12\ \mu\text{m}$	$\pm 0.1^\circ$
	45 μm	$\pm 20\ \mu\text{m}$	$\pm 0.2^\circ$
Gen 2	20 μm	$\pm 10\ \mu\text{m}$	$\pm 0.1^\circ$
	25 μm	$\pm 15\ \mu\text{m}$	$\pm 0.1^\circ$
	35 μm	$\pm 25\ \mu\text{m}$	$\pm 0.25^\circ$
	45 μm	$\pm 40\ \mu\text{m}$	$\pm 0.4^\circ$

Deca (10x) increase in manufacturing tolerance for 100% yield



M-Series Embedded Bridge (with Adaptive Pad Stacks)

Increases manufacturing process window by 10X



48mm x 80mm embedded bridge fan-out interposer

- 12 embedded bridges for HBM3
- 10 embedded die-to-die bridges


Adaptive Pad Stacks allows continual scaling to larger & larger package sizes

Outline

- Background
- How to manage increasing package sizes
 - Transition away from Si interposers
 - Shift to Fan-out technology
 - Advance toward large panel
 - Achieve technology breakthroughs
- Conclusion



Conclusion

- The industry is moving to larger and larger package sizes



Conclusion

- The industry is moving to larger and larger package sizes
- With this trend, overcoming challenges is key
- Trend toward large panel Fan-out technology
- Deliver Adaptive Pad Stacks





Expand What's Possible

Thank you

For more information contact:

benedict.san.jose@thinkdeca.com

ThinkDeca.com