

High-end Smartphone SoC packaging Comparison - advanced PoP technology from standard, fan-out to flip-chip assembly

Rayane Mazari
Gabriela Pereira
IMAPS DPC 2024



SUMMARY

SMARTPHONE APU MARKET

FAN-OUT PACKAGING MARKET

SMARTPHONE APU PACKAGING
MARKET

TECHNOLOGY AND MARKET DRIVERS

SMARTPHONE POP TECHNOLOGY

PACKAGING COMPARISON

FAN-OUT TECHNOLOGY PHYSICAL
ANALYSIS


SoC COST ANALYSIS




SMARTPHONE APU MARKET

Qualcomm, Apple and Mediatek are the main smartphone APU designers.

Smartphone market is expected to remain stagnant in the next years.




Smartphone APU revenue market share by APU designer (% | \$B)






SMARTPHONE APU PACKAGING MARKET

Smartphone APU units by package type (Munits)




Smartphone APU revenues by package type (\$M)





SMARTPHONE POP TECHNOLOGY





FAN-OUT TECHNOLOGY FOR HIGH-END SMARTPHONE

Fan-Out technology for high-end smartphone SoC assembly



TSMC Integrated Fan-Out packaging (InFO).

Samsung Fan-Out Panel Level Packaging (FO-PLP)

Enable good electrical & thermal performances for 3D wafer level package.

Realize the efficient power consumption

Good thermal dissipation




Samsung FO-PLP Package Cross-section – Optical View

©2024 by Yole SystemPlus



FAN-OUT TECHNOLOGY FOR HIGH-END SMARTPHONE


Goggle Pixel 7 Pro Smartphone Dismantle






FAN-OUT TECHNOLOGY FOR HIGH-END SMARTPHONE

Google Tensor G2 soc Package



Google Tensor G2 SoC Package Frontside – Optical View
©2023 by Yole SystemPlus

- The DRAM package is stacked on the Google Tensor G2 SoC die package.
- The whole chip is assembled with PoP (Package-on-Package) technology then integrated to the main board of smartphone.






SoC Package Sideview – Optical View
©2023 by Yole SystemPlus



FAN-OUT TECHNOLOGY FOR HIGH-END SMARTPHONE


X-Ray images






FAN-OUT TECHNOLOGY FOR HIGH-END SMARTPHONE

Package Cross Section



*Package Frontside Cross Plan
by Yole SystemPlus*




*Package Cross-section – Optical View
by Yole SystemPlus*




FAN-OUT TECHNOLOGY FOR HIGH-END SMARTPHONE


Package Cross Section



Package Cross-section



SoC Die Package Cross-section




Package Cross-section




FAN-OUT TECHNOLOGY FOR HIGH-END SMARTPHONE

DRAM




- Package opening reveals 4 DRAM dies.
- Wire bonding
 - Material: Gold wire
 - Wire number total: 384
 - Wire number per die: 96
 - Wire diameter: 19 μm
 - Wire average length: 400 μm






FAN-OUT TECHNOLOGY FOR HIGH-END SMARTPHONE

SoC Die




SoC Die Package


Remove
substrates



SoC Die Delayering



Remove
metal
layers



FinFET Transistors – SEM View


- The process uses FinFET transistors
- FinFET transistor:
 - Fin pitch: 27 nm
 - Gate pitch: 54 nm
- From the fin/gate pitch and public information, we assume the die is manufactured by using Samsung 5nm FinFET technology.




FAN-OUT PACKAGING MARKET

FO Packaging market trend evolution

Fan-out package supplier market share (%)



Carrier type market share (%)



2016: TSMC starts HVM of InFO_PoP for Apple's A-series APUs.

...

SAMSUNG Google

2022: Samsung supplies Google with its FOPLP packaging technology.

SAMSUNG

2024: Samsung adopts its FOWLP technology for Exynos 2400 APU.

Qualcomm **MEDIATEK** **HISILICON**

> 2024: Qualcomm, MediaTek and HiSilicon can potentially adopt fan-out WLP/PLP technology on its smartphone APUs




TECHNOLOGY AND MARKET DRIVERS

FO Packaging technology trend and cost


Why moving to a FO package?

A thin package is the main parameter of interest by eliminating the substrate



But... Is cost a problem?


ASP of different package types for smartphone APU (\$)





PACKAGING COMPARISON


High-End Smartphone PoP Technology





PACKAGING COMPARISON


Packaging Structure (FO_PLP PoP v.s. Standard PoP)



Tensor G2 Package Cross-section – SEM View
by Yole SystemPlus

- FO_PLP RDL minimum line/space: 7/10 μm
- Standard substrate minimum line/space: 15/15 μm

- In Standard PoP, the tin-based solder balls are used as the interconnect between top substrate and bottom substrate. The solder is slightly deformed during the reflow process.
- In FO_PLP PoP, the PCB frame has the same function as solder balls in Standard PoP but has no ball deformation issue.
- Compared to the top & bottom substrate of Standard PoP, the RDL in FO_PLP provides thinner package thickness.




Tensor G Package Cross-section – SEM View



PACKAGING COMPARISON

Packaging Structure (MCeP v.s. FO-PLP)



Google Tensor G2 Package Cross-section – SEM View

- In MCeP, copper core solder balls are used as the interconnect between top PCB and bottom PCB.
- The copper balls slightly shift during the reflow process.

- In FO-PLP packaging structure, the PCB Frame has the same purpose with less copper material. Compared to MCeP's copper ball, the copper lines in PCB frame doesn't have deformation issue.
- The PCB frame height is 100 μm larger than the one of copper core solder ball. It allows to integrate thicker SoC die, which is assumed to have better mechanical reliability.
- MCeP (SD 801) min. Line/Space width: 14/14 μm
- FO-PLP (Google G2) min. Line/Space width: 7/10 μm




Qualcomm Snapdragon 8 Gen 1 Package Cross-section



PACKAGING COMPARISON

Packaging Structure (InFO v.s. FO-PLP)



Google Tensor G2 Package Cross-section – SEM View

- In InFO packaging, the TiV is used as an interconnect between DRAM package ball and RDL. There is no top routing between TiV and and DRAM package.
- Compared to MCeP, both TiV (InFO) and PCB frame (FO-PLP) have a solid structure without deformation during reflow process.

- The PCB frame takes more space compared to the TiV but allows an additional routing around the die. It functions more than a connection to the top component.
- By using top RDL, FO-PLP is able to match any pitch and also reroute signal in PoP configuration without using any interposer.



Apple A16 Package Cross-section – SEM View




SOC COST ANALYSIS


Google Tensor G2 system-on-chip (SoC) Cost Analysis

Source: Samsung FO-PLP for Google Pixel 7
Tensor G2 SoC, Yole Group


SoC Die Front-End Wafer Cost Breakdown
(Medium Yield)




SoC Die Component Cost
(Medium Yield)



SoC Die Cost Breakdown
(Medium Yield)




SoC Die Packaging Cost Breakdown
(Medium Yield)





MORE ADOPTION OF FAN-OUT TECHNOLOGY... AND WHAT'S NEXT?




Chiplets?

Fan-out RDL interconnections are one approach to achieving high-density connections in die partitioning. The use of chiplets in the mobile APU could result in several advantages:

- Decrease the cost of the system
- Increase performance

Different approaches for integration



Thank You for listening

