

Advanced Package Evaluation Platform through Collaboration

Hidenori Abe
Executive Officer, Electronics Business Headquarters
Resonac Corporation

Mar. 20, 2024

The logo for Resonac Corporation, featuring the word "RESONAC" in a bold, blue, sans-serif font. The letter "R" is stylized with a vertical line through it.

1. Japan's Semiconductor Industrial Policy and Strategy
2. Corporate Introduction
3. Packaging Solution Center & Co-Creative R&D Platform and JOINT2 R&D Status
4. Overseas Strategy of Semiconductor Business
5. Carbon Neutrality and Supply Chain Management

Global Government Funding to Semiconductor

EU **\$46Bn**

EU CHIPS Act

Global market share to double 20% by 2030
Intel, STM, Bosch...



Korea

K-semiconductor belt strategy

Samsung, SK Hynix...



US **\$50Bn**

CHIPS and Science Act

Intel, Micron, TSMC, Samsung...



China

Fund and Tax incentive

Global market share to **≥\$74Bn**
70% of domestic chip using rate by 2025



Japan



\$27Bn ('21-23)

The investment of Japanese government



India

India Semiconductor Mission

Up to 50% co-funding



Opening in February 2024



DRAM Memory



Logic



Substrate



Front-end process technology Platform



Annealing
Cleaning



Nanoimprint



Cutting-edge
Machine




GAA-FET Common Pilot Line



EUB resist



2nm Logic
Manufacturing technology



Rapidus

Joint development partnership



KIOXIA

NAND Memory

from Japan's METI website
<https://www.meti.go.jp/english/index.html>
0670


Japan's Strategy for the Semiconductor Industry

Step 1: Enhancement of Basic Production Capacity for IoT

Step 2: Realization of Next Generation Semiconductor Technology through JP-US Collaboration

Step 3: R&D for Future Technology

Photonics-Electronics Convergence,
Quantum Computing through Global Collaboration



Advanced semiconductor

Strengthen their manufacturing bases

Logic, DRAM, NAND

→ TSMC/JASM, KIOXIA, MICRON

Economic Security Promotion

Ensuring a stable supply of Key products

MCU, Power IC, Analog IC, Si wafer, Substrate, SiC wafer

→ RENESAS, IBIDEN, SHINKO, CANON, SUMCO, RESONAC, Sumitomo ...


Post-5G technology

R&D and Manufacturing technology


Beyond 2nm Logic, System design, Front-end process ...

→ Rapidus, LSTC, TEL, SCREEN, CANON, JSR, NTT, Softbank ...


Project Framework for Beyond 2nm Project in Japan



Gate All Around Nanosheet technology



Source: IBM website



EUV lithography equipment

Source: ASML website

0554
0672

from Japan's METI website
<https://www.meti.go.jp/english/index.html>

Subsidy for Back-end Process technology


The investment includes not only Front-end process, but also **Back-end process technology** for next generation 2.xD/3D-PKG

Post-5G Technology

Technology development example

3D assemble (Memory on Logic)

Chiplet technology



High density assemble

Low cost·High performance

Cutting-edge packaging technology



3DIC Technology Research and Development

Direct bonding 3D-stack



Narrow pitch bonding Hybrid bonding



Low temp. connection

CoW Direct bonding

Substrate



Fine pattern
High density



Materials

Materials evaluation platform



Fine bump
Fine pattern
Large flat substrate



EMC
Photo-materials
Resin for antenna

Assembly



Laser transfer

High performance large area
3.xD chiplet technology research and development

Selected on Dec. 2023



R&D subsidy selected theme related to Back-end Process in Japan

January 2023: Resonac was born



Showa Denko



**Showa Denko
Materials**
(Former Hitachi Chemical)

RESONAC

Chemistry for Change

Resonate
共鳴する・響き渡る



Chemistryの「C」

Company Consolidated Net Sales




Semiconductor and Electronic Materials

26% (338 Billion¥)

- High-purity gases and solvents
- CMP slurries
- Epoxy molding compounds
- Die bonding materials
- Copper clad laminate
- Photosensitive dry film
- Photosensitive solder resist
- Hard disc
- SiC epitaxial wafer
- Compound semiconductor

Mobility 14%

- Automobile products
- Lithium-ion battery materials



Other 10%

- Life science

Chemicals 40%

- Olefins and Derivatives
- Basic chemicals and Industrial gases
- Graphite electrodes


Innovation Enabling Materials 10%

- Functional chemicals
- Coating materials
- Ceramics
- Aluminium specialty components

Top Company in Semiconductor Related Materials




Global Players and Sales in Semiconductor Related Materials



Source : Showa Denko's original survey (except for SiC business)


Materials for Back-end Process (Semiconductor Packaging Process)



Resonac Materials Lineup for Semiconductor



Front-end Process



High-purity Solvent	High-purity Gas	CMP Ceria Slurry	PID


Global 1st
43%
for Etching

Global 1st
50%

Global 1st
32%
*HDM



Back-end Process



Die bonding film NCF	CUF MUF	EMC	TIM


Global 1st
47%

Global 2nd
19%

Global 2nd
19%

Sheet type
100%

Substrate manufacturing




Core material CCL	Dry film resist	Solder resist

Global 1st
88% for PKG

Global 1st
52%

Global 1st
85% for FC-BGA




*1 Global market shares are based on data gathered by RESONAC
*2 HDM: HD Microsystems

Technical Challenges for 2.xD/3D PKG


Assemble and Fine-pitch Bonding

- Micro solder/Cu bump formation
- Positioning accuracy
- Narrow gap filling / Bleed control and Voidless



Thermal solution


- High heat dissipation
- High thermal conductive materials



Continue to improve the performance of materials for the future PKG.

Organic interposer

- Fine RDL process
- Chip embedded molding
- Tall Cu pillar / Polishing EMC
- Low cost manufacturing (Panel level)



0560
0678



Fine-pitch Substrate

- Fine pattern formation ($L/S \leq 2/2\mu m$)
- Surface flatness (No undulation)
- No warpage
- Glass core technology



New Materials Proposal for Back-end Process

CMP for Polishing EMC and PID



- ✓Cu/Silica/Epoxy selectivity
- ✓Filler drop prevention
- ✓Cu pillar topography
- ✓Anti Cu corrosion


HS-8005
HS-CA315 series

2022 IEEE 72nd Electronic Components and Technology Conference (ECTC)


New Polymer for Hybrid Bonding



Hybrid Bonding




Low temp. pre-bonding (at 140°C)



LB-0100
LB-2000 series

Novel Primer for Glass Substrate



Primer


Peel strength
0.7 - 0.8 kN/m

“**Cbla: Chemical Bonding Layer**” improves adhesion between Cu and flat Glass without roughening process at low temp. and protects Glass.

1. Japan's Semiconductor Industrial Policy and Strategy
2. Corporate Introduction
3. Packaging Solution Center & Co-Creative R&D Platform and JOINT2 R&D Status
4. Overseas Strategy of Semiconductor Business
5. Carbon Neutrality and Supply Chain Management

Why Co-Creation is so Important?

Individual approach



Company A's product performance

Partial optimization

Each company's **limited information and capabilities** require **trial and error**.

Co-Creation approach



Company A's product performance


Overall optimization

Improving together enables **faster and better solution**.

Co-Creation in Advanced Packaging

Examples of collaboration and integration in the Back-end equipment industry.

Hybrid Bonding Die to Die, Die to Wafer



2020




Etch,
planarization,
deposition,
wafer cleaning,
metrology,
inspection,
particle defect
control

Die
placement,
interconnect,
assembly
solutions

<https://ir.appliedmaterials.com/news-releases/news-release-details/applied-materials-and-be-semiconductor-industries-accelerate>

Hybrid Bonding Wafer to Wafer



2021




Deposition,
planarization,
implant,
metrology,
inspection

Wafer bonding,
wafer
pre-treatment
and activation,
alignment and
bond overlay
metrology

<https://ir.appliedmaterials.com/news-releases/news-release-details/applied-materials-introduces-new-technologies-and-capabilities>

Hybrid Bonding Die to Wafer



2021




Die
preparation
(cleaning and
activation)
and wafer
bonding
capabilities

Precision
die-bonding
capabilities

<https://www.evgroup.com/ja/company/news/detail/asm-pacific-technology-and-ev-group-join-forces-to-enable-industrys-first-ultra-precision-die-to-wafer-hybrid-bonding-solutions-for-3d-ic-heterogeneous-integration>

Digital Lithography Technology Large panel



2023




Large
panel
processing

Lithography for
packaging


<https://ir.appliedmaterials.com/news-releases/news-release-details/breakthrough-digital-lithography-technology-applied-materials>

Effect of External Collaboration


Front-end Process Equipment



Back-end Process Equipment



Back-end Process Materials & Substrates




Market traction = **“Highest product share”** × **“The number of external collaboration”**

The correlation is weak for “Back-end Process Materials & Substrates” because of lower collaboration, suggesting the need for mergers, alliances and/or external collaboration.

Packaging Solution Center (PSC)




Co-Creation site with customers and other companies to overcome various technical issues





Located in Kawasaki-city, Kanagawa-pref. Japan

RESONAC
Packaging Solution Center
(PSC)

JOINT1 (2018-)
: FO-WLP & PLP



JOINT2 (2021-)
: 2.xD & 3D



Function & Target of PSC

TV Design

Modeling Simulation

TV Design/Modeling

Simulation

Substrate RDL Wiring

Assembly Packaging

Wiring

Assembly

Flip chip bonder

Reliability Evaluation

Material Property

Failure analysis

Thermal cycle test

Evaluation results of Warpage

Simulation results of Warpage

2.xD/3D

FO-WLP/PLP

Memory

AiP/ RFFE

Transmission line simulation

Compatible with various types of PKG

3rd Floor Layout of PSC

Assembly area


- ✓ Grinder
- ✓ Blade & Laser Dicer
- ✓ Die bonder
- ✓ CoC, CoW flip chip bonder
- ✓ Large die mounter
- ✓ Jet dispenser
- ✓ X-ray CT
- ✓ AOI

Expansion area

- ✓ C2W bonder
- ✓ Panel CMP
- ✓ Temporary bonder & debonder
- ✓ Compression molding
- ✓ Panel Grinder
- ✓ Panel Surface planer

Mold area

- ✓ Substrate Transfer
- ✓ Substrate Comp.
- ✓ Wafer Comp.
- ✓ Panel Comp.



RDL area

- ✓ Spin coater
- ✓ Slit coater
- ✓ Vacuum Dryer
- ✓ Stepper
- ✓ LDI exposure
- ✓ Developer
- ✓ Sputtering
- ✓ Plasma asher
- ✓ Vacuum Laminator
- ✓ Cu Plating

Analysis area

- ✓ FE-SEM-EDX
- ✓ FIB
- ✓ SAT
- ✓ 3D measurement
- ✓ Shadow moiré / DIC
- ✓ Probe tester
- ✓ Laser decapsulator
- ✓ Network analyzer
- ✓ AFM

Floor area: 4200m²
Clean room: 1450m²


“Open innovation platform” evolve to “Consortiums with multiple company”

JOINT2 ADVANCED PACKAGE EVALUATION PLATFORM

Multiple working groups










×

Mutual utilization of technology and information








WG-A. Fine Bump Interconnection

CoW Process





Excellent underfillability in narrow pitch and gap







WG-B. Fine Circuitry Interconnection


Semi-Additive Process (SAP)



Dry film resist (Photec RY-series)




Damascene



L/S	1.6/1.6µm	1.3/1.3µm	1.0/1.0µm	0.8/0.8µm
PID pattern				
TCD	2.06µm	1.86µm	1.62µm	1.56µm
BCD	1.53µm	1.25µm	0.94µm	0.76µm


Plating → CMP (L/S=1.0/1.0µm)




PID for Damascene (Posi-type AR-series)

WG-C. High Reliability Large Package

2.5D Assemble



100x100mm PKG size Board Level Reliability (Thermal cycle test -55 ↔ 125°C)





Test line A : Interposer – Substrate – Motherboard

Test line B : Substrate – Motherboard

Substrate		Motherboard		Result* 1000cyc		Result 2000cyc
Core material	CTE1 [ppm/°C]	Core material	CTE1 [ppm/°C]	Test line A	Test line B	
E-705G(LH)	6.9	E-705G(LH)	6.9	Pass	Pass	Pass
E-705G(LH)	6.9	Conventional	15.0	Pass	Pass	Fail

*The criteria was set at resistance change of 20% or less.



120x120mm and 140x140mm PKG size are ongoing.

Test line A Test line B

Today's Presentation

1. Japan's Semiconductor Industrial Policy and Strategy
2. Corporate Introduction
3. Packaging Solution Center & Co-Creative R&D Platform and JOINT2 R&D Status
4. Overseas Strategy of Semiconductor Business
5. Carbon Neutrality and Supply Chain Management

R&D Center in Silicon Valley, USA

Plans to establish a back-end R&D center in Silicon Valley, USA, where GAFAM and semiconductor manufacturers are concentrated.

Start of preparation including consideration and investigation of equipment to be introduced.

RESONAC



R&D Center in Silicon Valley, USA

Purpose

- ✓ **Co-Creation and concept validation** with concept leaders of advanced packaging, and materials and equipment manufacturers.
- ✓ **Development of human resources** that can **compete on the world stage.**

Plan

Year 2023

Planning, coordination and preparation

**Install clean room and equipment.
Start test operation.**

Year 2025

Full-scale operations begins.


Our Challenge to Achieve Carbon Neutrality



Resonac sets 2030 target as **30% reduction of GHG emission** below 2013 levels & 2050 goal of Carbon neutrality.

Discussions with the industry

Our Initiatives



Semiconductor
Climate Consortium
FOUNDING MEMBER

SEMI ANNOUNCES SEMICONDUCTOR
CLIMATE CONSORTIUM FOUNDING
MEMBERS



Source: November 1, 2022 SEMI announcement



- ✓ Reduction of CO2 emissions at our own business sites
- ✓ **Study of low GWP gas solution** for semiconductor manufacturing process
- ✓ **Survey and proposal of contribution of CO2 emissions** in semiconductor packaging process




Estimation of GHG Emissions in Packaging Process



Lower energy consumption (Scope 2) as an important means of reducing GHG emissions

Resonac is looking for partners to work on this topic together!

SCM (Supply Chain Management) System



Establishment of SCM System

- ✓ Early detection of supply chain risks due to market and social conditions
- ✓ Prompt response to customer needs and shorter lead times
- ✓ Disclosure of information on environmental impact
- ✓ Stable supply for products ; reduction of single supplier, alternative supplier research

1. Resonac is Global No.1 semiconductor packaging material supplier.
2. Resonac offers advanced packaging materials through Packaging solution center evaluation.
3. Resonac has established JOINT2 with materials, substrate, and equipment companies, and currently considering to establish a new R&D center in Silicon Valley, USA.
4. Resonac is open to collaboration including 1on1 co-development with any partner.

RESONAC