

Adaptive High Density RDL Technologies for Panel Level Packaging

- Lars Böttcher
- Fraunhofer IZM Berlin
- lars.boettcher@izm.fraunhofer.de

■ Introduction

■ Packaging Concept

■ PLP Equipment

■ Panel Level Process


■ Test Vehicle

■ RDL Process


■ Adaptive processing

■ Conclusion


■ Acknowledgements




Introduction




AMD Ryzen 9




Intel STRATIX 10




Multi-Chip Package




Silicon Interposer



Embedded Multi-Die Interconnect Bridge





Embedded into substrate




- Low cost processes with organic materials
- Short die to die distance $< 100 \mu\text{m}$
- Poor yield $\leftrightarrow$ high failure-costs

Packaging Concept


Device Packaging 2020 - Fountain Hills, AZ USA - March 2-5, 2020
Visit www.imapsource.org for more IMAPS papers



Cross section



Top View




Prototype production panel 12" x 9"

PLP Embedding Concept

Process concept

- Use of a laminate (PCB) core for embedding of the dies in order to provide a high handling stability and limitation of die shift
- Through holes can already be provided by the core
- No via to dies → direct connection Cu pillar with RDL line
- Adaptive imaging in order to compensate die shift / placement tolerances




Possible features of PCB core:


- Holes for fixing the chips
- Global and local fiducials for die attach
- Pre-manufactured through-vias
- Pre-manufactured conductors e.g. for power supply

Micro mirror Digital Imaging (MDI)

- Matrix of micro mirrors (DMD = digital micromirror device)
 - Print heads:
 - 2x 10 μ m LLS10: 1920 x 1080 , Subpixel size 0,9 μ m
 - 2x 4 μ m LLS4: 2560 x 800, Subpixel size 0,36 μ m
 - 6x 2 μ m LLS2: 2560 x 800, Subpixel size 0,21 μ m



Print head 4 μ m Print head 10 μ m




Table


 **Forschungsfabrik
Mikroelektronik**
Deutschland




- Development towards 2 μ m L/S
 - Most recent results exposure 2 μ m MDI system
 - Thin positive tone liquid PR, 2 μ m thickness



4 μ m L/S



3 μ m L/S



2 μ m L/S

Wet processing

- Cu plating tool
- Photoresist development/strip
- Cu plating
- Ti and Cu differential etch



Evatec: Reactive Ion Etching chamber

- Resist descum
- Dielectric etch
- Surface activation
- ...
- Four gases: N₂, Ar, CF₄, O₂



■ Introduction

■ Packaging Concept

■ PLP Equipment

■ Panel Level Process


■ Test Vehicle

■ RDL Process

■ Adaptive processing

■ Conclusion

■ Acknowledgements



PLP Embedding Process Flow

Device Packaging 2020 - Fountain Hills, AZ USA - March 2-5, 2020
Visit www.imapsource.org for more IMAPS papers

a) Placement of chips into cavities in PCB core



b) vacuum lamination of dielectric film - embedding



c) Removal of adhesive film & 2nd vacuum lamination



d) RIE etching of dielectric





e) RDL formation by SAP Cu plating



f) package separation



Test Vehicle – Chip pitch 100 μ m $\rightarrow$ 50 μ m




- peripheral pads in 3 rows
- 100 μ m pitch / 50 μ m pad size
- 10 μ m RDL line width
- 550 μ m die-to-die gap

- peripheral pads in 3 rows
- 50 μ m pitch / 25 μ m pad size
- 5 μ m RDL line width
- 50 μ m die-to-die gap

Test Vehicle – Package Layout

Device Packaging 2020 - Fountain Hills, AZ USA - March 2-5, 2020
Visit www.imapsource.org for more IMAPS papers




- Two Chips per package
- Chip size 6x6 mm²
- Gap between PCB frame and chips 50 µm
- Gap between chips 50 µm
- Thickness of chips and PCB frame 100 µm
- package thickness 120 µm with one RDL

Test Vehicle – Panel Layout


Panel for single process tests

- size 305 x 228 mm²
- 120 modules per panel (240 chips)




Panel for process development

- size 510 x 515 mm²
- 660 modules per panel (1320 chips)



Core preparation

- Thin 100 μ m core material
- Low CTE at 4 – 6ppm/K and high Tg of >260°C




PCB Core with openings

- High precision laser cut cavities for dies
- Lamination of core to adhesive film – no carrier is required




Layup for adhesive tape lamination



Die Placement

- Face down die placement into the opening of the core thin 100 μ m core material
- Core provides narrow gap (20 μ m around dies) to limit possible die shift



Face down assembly in PCB core

PLP Embedding – Dielectric lamination


Device Packaging 2020 - Fountain Hills, AZ USA - March 2-5, 2020
Visit www.imapsource.org for more IMAPS papers



■ Vacuum lamination of ABF film (backside)

■ UV – exposure for tape release

■ Pre cure of dielectric film






ABF- film
with PET liner

Core with face-down
assemble chips
dies



Competent IZM engineer






PLP Embedding – Dielectric lamination


Device Packaging 2020 - Fountain Hills, AZ USA - March 2-5, 2020
Visit www.imapsource.org for more IMAPS papers



- Vacuum lamination of ABF film (frontside)
- Final lamination and embedding in multilayer press



Reinforced
PCB core



Bump

ABF

Die

ABF

PLP Embedding – Dielectric lamination


Device Packaging 2020 - Fountain Hills, AZ USA - March 2-5, 2020
Visit www.imapsource.org for more IMAPS papers




- Use of ABF dielectric film 25 μm thickness

- Application to top and bottom side

➡ **total thickness 150 μm (1 RDL layer)**
panel warpage measured < 1 mm



Panel with attached chips
before lamination



Panel after ABF lamination
Robust substrate allows easy handling

PLP Embedding – Plasma via

Device Packaging 2020 - Fountain Hills, AZ USA - March 2-5, 2020
Visit www.imapsource.org for more IMAPS papers




Hard mask Formation



Etching of
dielectric (RIE)




Removal of metal
hard mask




PLP Embedding – Plasma via

Device Packaging 2020 - Fountain Hills, AZ USA - March 2-5, 2020
Visit www.imapsource.org for more IMAPS papers


- Ti/Cu hardmask for plasma via
- Adapted imaging of via openings
- RIE etching of ABF above tall Cu pillar structures



Ti/Cu hard mask for plasma via formation



FIB cut of plasma via to embedded die





Top view of plasma via to embedded die



Implementation Adaptive Processing - Method

Device Packaging 2020 - Fountain Hills, AZ USA - March 2-5, 2020
Visit www.imapsource.org for more IMAPS Papers

1. Coordinate Measurement (CMM)



2. Artwork / CAM Data Manipulation



(red)
flexible
traces

(blue)
artwork
rotated
+translated


(green)
artwork
fixed

■ Time inspect (240 dies) approx. 60s ■ Time calc (1 panel, 120 Packages, 4 *gbr layers) < 30s


Implementation Adaptive Processing - Results

Device Packaging 2020 - Fountain Hills, AZ USA - March 2-5, 2020
Visit www.imapsource.org for more IMAPS papers

„Classic“ Process



Adapted Process



Yield: ➡

Process Costs: ➡

Process Time: ➡

PLP Embedding – RDL Formation

Device Packaging 2020 - Fountain Hills, AZ USA - March 2-5, 2020
Visit www.imapsources.org for more IMAPS papers

Semi-additive process (SAP)



Sputtering Ti barrier /
Cu seed layer



Dry film resist lamination
7 μm Hitachi RY5107



Exposure & development





Cu Plating & resist
stripping



Differential Ti/Cu etching

Plated Cu traces with 5 μm L/S




SEM
10KV:50 pA
20 μm

FIB cross-section


PLP Embedding – RDL Formation

Device Packaging 2020 - Fountain Hills, AZ USA - March 2-5, 2020
Visit www.imapsources.org for more IMAPS papers


Die 1



Die 2



← 250 µm →



Die-to-die interconnects with 5 µm lines

■ Introduction

■ Packaging Concept

■ PLP Equipment

■ Panel Level Process


■ Test Vehicle

■ RDL Process

■ Adaptive processing

■ Conclusion


■ Acknowledgements



- A new approach for PLP, which focuses on laminate cores and thin dielectric films is currently developed
- Embedding in laminates is an alternative which offers additional features
- A Fan-out PLP process using PCB Cores for multiple chip embedding with 50 μm pitch was demonstrated
- Adaptive Imaging of 5 μm L/S RDL in semi-additive process shown
- Future work will focus on:
 - Yield improvement & process cost reduction
 - RDL wiring down to 2 μm L/S / 5 μm via formation
 - Improvement of Adaptive Processing software

Fraunhofer IZM's Panel Level Packaging Consortia

PLC 1.0 – 2017/2018



PLC 2.0 – 2020/2021


Technical goals

- RDL from 5 μm to 2 μm L/S
- Litho & plating towards 1 μm
- Adaptive processing
- 610x456 mm² panel format

Consortium partners can still join



- Chip-first, face-down PLP
- 10 μm L/S RDL
- 610x456 mm² panel format




■ German “Federal Ministry of Education and Research” for the financial support of the:

■ PEKOS project (FKZ 16ES0718K)

GEFÖRDERT VOM



Bundesministerium
für Bildung
und Forschung



Thank you very much for your attention!

Contact: Lars.Boettcher@izm.fraunhofer.de