






Thin Quad Die Package (QDP) Development

© 2020 Amkor Technology, Inc.
Do Not Duplicate


Shaun Bowers | VP
Mainstream Advanced Package Integration

3D Integration Does Not Have to be TSV




The Challenge

- ▶ Four die stacked (QDP)
- ▶ 200 μm package thickness
 - ▷ Reduce from ~ 325 μm thickness
- ▶ Ability to integrate multiple QDP into a larger package




Ultra-thin QDP Concept

- Modularization using 4 dies stacked package



200 μm QDP Design Concept Details

► Stack-up analysis (QDP)




$$\text{RSS Tolerance} = \sqrt{T_1^2 + T_2^2 + T_3^2 + \dots}$$

Symbol	Description	Unit	Nominal	Tolerance
A	Mold thickness	mm	0.100	± 0.03
B	PCB	mm	0.100	± 0.03
T	Total height	mm	0.200	± 0.042

Additional information



- Die thickness: 25 μm
- DAF thickness: 5 μm
- Wire loop height: max 50 μm (0.8 mil)

Key Technologies for QDP



Wafer Processing for thin QDP

- ▶ D/P and die stacking for ultra-thin die
 - ▷ Application of Stealth Dicing Before Grinding (SDBG)




Die Warpage

	Min	Max	Avg.	St Dev
w/o DAF	87.4 μm	104.5 μm	92.16 μm	7.53 μm
w/DAF	275.3 μm	292.3 μm	277.7 μm	13.77 μm

w/o DAF (1st Stacked Die)




DAF (2nd-4th Stacked Die)




Die Processing for Thin QDP


- ▶ D/P and die stacking for ultra-thin die
 - ▷ Applied disk type ejector to prevent die crack
 - » Less die stress during die ejecting from large surface and step ejecting



200 μm QDP Package Process Flow





200 μm QDP and ODP Process Flow






Initial Warpage Result Summary


► Showed severe smile unit warpage at R.T

- ▷ G330SA-H: Avg. -337.3 μm @ R.T, Avg. 126 μm @ H.T
 - » Avg. -115.8 @ 125°C (QDP stacking process temp. for ODP)
- ▷ New EMC: Avg. -234.8 μm @ R.T, Avg. 65.1 μm @ H.T
 - » Avg. -104 @ 125°C (QDP stacking process temp. for ODP)



Thin QDP Warpage Countermeasures

Leg	Package Structure
1	 2 Layer substrate
2	 Thicker substrate (100 μm $\rightarrow$ 120 μm)
3	 3 Layer coreless
4	 With stiffener (60 μm T.)
5	 With dummy (65 μm T.)





Plots showing relative difference in warpage for various legs

Dummy Si showed better unit warpage performance among the 5 legs



Dynamic Warpage FEA Data for QDP and ODP

Unit warpage for QDP & ODP

QDP Unit Warpage




ODP Unit Warpage




Preliminary Test for New Structure

► Unit warpage


- Showed excellent unit warpage performance compared to POR structure
 - » Avg. 80 μm , max 92 μm @ R.T
 - » Avg. 41 μm , max 48 μm @ H.T



	Thin QDP (New Proposal)	ODP (Thin QDP)	QDP (3D NAND)	ODP (3D NAND)
Unit Warpage	80 μm	45 μm	75 μm spec (50 μm observed)	75 μm spec (50 μm observed)
Strip Warpage	2 mm	Almost flat	3~4 mm	3~4 mm



Warpage Mode with New Structure (Mold Side)



Reliability Performance for QDP


Passed all items



Test Items		Condition	SS (ea)	Reject Qty (ea)	Result	Remark
MRT	L3	30°C/60% 192 hrs	22	0/22	Pass	N/A
Rel. only	HTS	150°C/1000 hrs	22	0/22	Pass	N/A
Rel. with Precon.	HAST	130°C/85%RH, 96 hrs	22	0/22	Pass	N/A
Rel. with Precon.	T/C B 1000x	-55/125°C	22	0/22	Pass	N/A

Stack-up Analysis for Thin QDP

Design vs. Actual



S/S: 5 units (μm)


Symbol		Design	Actual
T	Total	200	203.5
A	Mold thickness	100	99.2
A1	Wire to mold top clearance	35	28.3
A2	Wire loop height	50	56.7
B	4 Die stacked thickness	115	113.2
B1	W/B Die thickness	25	23.1
B2	DAF Thickness	5	4.25
C	PCB Thickness (2 layer)	100	104.3

Development Details


► Conclusion

- ▷ Within 4u of the target thickness
- ▷ Ability to integrate into Package in Package (PiP)
- ▷ Package warpage and reliability within standard SCSP limits

W/B with 4 die stack



Top & BTM view of QDP



Cross-section image of QDP (Design vs. Actual)

Symbol		Design	Actual
T	Total	200	203.5
Wirebonding side			
A	Mold thickness	100	99.2
A1	Wire to mold top clearance	35	28.3
A2	Wire loop height	50	56.7
Opposite side			
B	4 Die stacked thickness	115	113.2
B1	W/B Die thickness	25	23.1
B2	DAF Thickness	5	4.25
C	PCB Thickness (2 layer)	100	104.3



© 2020 Amkor Technology, Inc.
Do Not Duplicate

Thank You

amkor.com



© 2020 Amkor Technology, Inc.