

IMAPS DPC March 5th, 2020


Collective D2W Hybrid Bonding for 3D SiC and Heterogeneous Integration

Thomas Uhrmann, Jürgen Burggraf, Mariana Pires

Outline

- Technology Drivers for D2W
- Collective D2W Bonding Motivation
- Process Results
- Outlook and EVG Heterogeneous Integration Competence Center

Market Outlook | Moores Law through Litho Nodes is Challenged





3D and Heterogeneous Integration

3D – SIC | Die Stacking

Hybrid or Fusion Bonding of dies to a receptor wafer



Collective D2W Integration
EVG GEMINI



3D – SOC | Parallel W2W

Hybrid Bonding of two FEOL metallization circuits

Hybrid Bonding
EVG GEMINI FB XT




DRAM on logic
F2F bonding

Source: IMEC

3D-SOC/ 3D-IC | Sequential

Combination of wafer bonding and deposition



Layer Transfer
EVG BONDSIZE



Logic block on logic block

Source: IMEC


3D and Heterogeneous Integration

	3D-SIP			3D-SIC	3D-SOC		3D-IC
3D Technology	"PoP"	"Chip last"	"Chip first"	Die stacking	Parallel W2W		Sequential FEOL
3D-Wiring level	Package I/O	Chip I/O Interposer I/O	Chip I/O	Global	Semi-global	Intermediate	Local
Partitioning	Functional unit	subsystem	Embedded die	Die	Chip BEOL Wiring Hierarchy		FEOL
Technology	Package-to Package reflow	Multi-die SIP 3D/2.5D stack	FO-WLP Embedded die	3D D2W 2.5D Si-interposer	Wafer-to-Wafer bonding		Active layer transfer or deposition
2-tier stack Schematic							
Characteristic	Solder ball Stack	• C4, Cu-pillar Si-Organic • Through-	• Bumpless • Si-RDL • Through-	• μ bump • Si-to-Si • Through-Silicon-Via	BEOL between 2 FEOL layers		FEOL stack
<i>Wafer backside processing</i>				40 $\Rightarrow$ 20 $\Rightarrow$ 10 $\Rightarrow$ 5 μ m	5 μ m $\Rightarrow$ 1 μ m	2 μ m $\Rightarrow$ 0.5 μ m	200nm $\Rightarrow$ 100 nm
<i>Temporary Bonding with Polymers</i> EVG 850				1 $\Rightarrow$ 4 $\Rightarrow$ 16 $\Rightarrow$ 64	64 $\Rightarrow$ 1600	400 $\Rightarrow$ 6400	4 $10^4 \Rightarrow$ 1.6 10^5
<i>Hybrid or Fusion Bonding of dies to a receptor wafer</i> Collective D2W Bonding EVG GEMINI				<i>Hybrid Bonding of two FEOL metallization circuits</i> Hybrid Bonding EVG GEMINI FB XT		<i>Combination of wafer-to-wafer bonding and deposition</i> Layer Transfer EVG BONDSIZE	


Collective D2W Bonding

D2W Roadmap

- W2W is ideal for image sensors & 3D NAND however heterogeneous integration with multiple wafer sources, different run-out and errors and most importantly die sizes is not working
- KGD is increasingly important with system complexity
- Full advantage of SoCs needs both W2W as well as D2W bonding







- Multiple layer die to wafer direct / hybrid / fusion bonding



- Target applications :
 - High density memory $N \gg 2$
 - Unequal die size assembly with fine pitch $< 10 \mu$ m
 - Restricted thermal budget applications (ex: CTE mismatched materials)

Die to Die vs. Wafer to Wafer



Stacking Method	Chip to Chip	Chip to Wafer	Collective Die to Wafer	Wafer to Wafer
Throughput	Low	Mid	High	High
Yield	High*	High*	High*	Mid
Application	Packaging	Processor, Memory, Mems	Image Sensor, Processor, Memory, Mems	Image Sensor, Processor, Memory, Mems
Alignment	1 μm **	1 μm **	> 1 μm **	100 nm
Challenges	Alignment accuracy Cleanliness / Plasma Throughput	Alignment accuracy Cleanliness / Plasma Throughput	Yield	Yield Heterogeneous integration
Compatibility Hybrid Bonding	Mid	Mid	Yes ***	yes
			Improved yield and throughput management	High yield application

* Known good dies

** Development for 200 nm

*** HVM for III-V Die transfer

Collective Die Carrier Process Flow

Transfer Carrier Preparation




Glass or Silicon
Carrier Wafer (non
patterned or with
alignment marks)




Carrier Wafer with
Adhesive Layer

Carrier Population




D2W Bonding



Fully populated
carrier wafer


Wafer-to-Wafer Bonding




Collective Carrier



Target Wafer



Carrier Flip




SmartView Alignment




Fusion Bonding

Carrier Separation



Slide-Off or Laser
Debonding




Surface Cleaning

Die to Wafer Hybrid bonding - Status


Collective Die Carrier - Overcome Yield issue

Collective Die Carrier




Enables Wafer level processing

minimized risk of contamination



Enhanced oxide management

no Q-time impact, improved oxide management



Compatible with standard wafer processing Equipment

post processing is performed at Wafer level



Die placement accuracy

mainly limited by die placement accuracy of the die bonder



Compatible with multiple bonding technologies

Hybrid Bonding, Thermo compression, eutectic bonding, adhesive bonding



Die Preparation Considerations

Die Properties

- CMP / surface roughness
- Die size
- Edge properties
- Die thickness uniformity

Target Wafer

- CMP / surface roughness
- Protrusion / Dishing of Cu in case of hybrid bonding
- Pad dimensions

Pick and Place

- Placement accuracy (x, y)
- Die rotation
- Die tacking temperature

Bond Process

- Die and target wafer surface activation
- Alignment
- Cleaning
- Bond force, temperature and time

Transfer Plate

- Transfer plate materials
- Adhesive thickness and uniformity


Debond and Cleaning

- Debond technology
- Cleaning solvent
- Cleaning time
- Solvent compatibility






Process Results

Collective Die Transfer | **EVG in house capabilities**






Collective Die Transfer | **Carrier Preparation**



- Individual die placement and pitch
- Carrier placement with or w/o alignment structures
- Moderate die size variation within a wafer

Collective Die Transfer | Bonding Results



→ GaAs & GaN die transfer using Cu-Cu bonding process

Die size: 800 μ m * 600 μ m

Transfer-rate: 100%

→ Si die transfer using adhesive (BCB) bonding process

Die size: 800 μ m * 600 μ m





Transfer-rate: 100%

→ SiO₂ die transfer using direct bonding

Die size: 1000 μ m * 1000 μ m


Transfer-rate: >98%

Collective Die Transfer | Placement Accuracy on Collective Die Carrier




Demonstrator	Die Dimension	Placement accuracy X 3σ	Placement accuracy Y 3σ
A	5mm x 7mm	< 2 μm	< 2 μm
B	10mm x 14mm		


Collective Die Transfer | Recent Bonding Results



Demonstrator A - 300mm
Hybrid Bonding, 5mmx7mm



Demonstrator B - 300mm
Hybrid Bonding, 10mmx14mm



→ Pad Size 4 μm – 1 μm



→ Pitch 8,8 μm – 2 μm

Outlook

Heterogeneous Integration Competence Center | Launch 2020

ST. FLORIAN, Austria, March 2, 2020

“Heterogeneous integration fuels new packaging architectures and demands new manufacturing technologies to support greater system and design flexibility, as well as increased performance and lower system design costs,” stated Markus Wimplinger, corporate technology development & IP director of EV Group.

“EVG’s new HI Competence Center provides an open access innovation incubator for our customers and partners across the microelectronics supply chain to collaborate while pooling our solutions and process technology resources to shorten development cycles and time to market for innovative devices and applications enabled by heterogeneous integration.”


Facility-Infrastructure

IT-Infrastructure

Risk Reduction

Process Development

Process Transfer



Die to Wafer Bonding – Collaboration Framework



Material scouring



Die Transfer



Post processing

Die preparation

(wafer material, Cu dishing management, protection layer, dicing..)

Carrier preparation

(local & global alignment key)

Carrier coating

(temporary bonding adhesive)

Die placement onto carrier

Collective die Carrier preparation

(protection layer removal, Plasma activation, cleaning)

Die Transfer

(Wafer to wafer alignment, bonding , debonding ,annealing, metrology)

Post Die Transfer Metrology

(die placement accuracy , bonding quality)

Target Wafer

back side

processing

(tbd ..grinding, metal, litho ,etc..)

Final Metrology



Summary - Process Development capability


Class 100 Clean room facility



Automated Wafer Bonding systems for development




Metrology equipment capability



Highly competitive wafer processing and metrology capability from 2" to 300 mm
Fully automated bonding capability for 200 mm & 300 mm

Thank you for your attention.



Data, design and specifications may not simultaneously apply; or depend on individual equipment configuration, process conditions and materials and may vary accordingly. EVG reserves the right to change data, design and specifications without prior notice. All trademarks, logos, website addresses or equipment names that contain the letters or words "EVG" or "EV Group" or any combination thereof, as well as the following names and acronyms are registered trademarks and/or the property of EV Group: ComBond®, CoverSpin™, EZB®, EZ Bond®, EZD®, EZ Debond®, EZR®, EZ Release®, GEMINI®, HERCULES®, HyperIntegration®, IQ Aligner®, LowTemp™, NanoAlign®, NanoFill™, NanoSpray™, NIL-COM®, NILPhotonics®, OmniSpray®, SmartEdge®, SmartNIL®, SmartView®, The Triple "I" Company Invent-Innovate-Implement®, Triple i®, ZoneBOND® is a registered trademark of Brewer Science, Inc. Other product and company names may be registered trademarks of their respective owners.