



i3 Microsystems Inc.

2-High Stacked Heterogeneous System-in-Package (HSIP) Modules Using Solder Assembly

Charles Woychik, Robert Mundella, Larry Black, Justin Borski and Robert Nead

i3 Microsystems, Inc.
9900 16th Street North
St. Petersburg, FL 33716
Charles.Woychik@i3microsystems.com

Device Packaging Conference
April 12-15, 2021




Outline

- Test Vehicle Design
- HSIP Module Build
- Results
- Discussion
- Conclusions
- Acknowledgements

Device Packaging Conference
April 12-15, 2021



Test Vehicle Design - Single Slice




Test Vehicle Design - Double Slice


Need Fiducials and POD Notes to cover 1 high AND **2-HIGH** configurations

2-HIGH

This top module was balled on TOP and then flipped over before joining. BALL TA 01 of top module is over pad TA 16 of bottom module.




RTV Molded Module Layout



Device Packaging Conference
April 12-15, 2021



Embedded Core Layout




RTV – 17 module sites

CITC – 8 module sites

Device Packaging Conference
April 12-15, 2021



Test Vehicle Test Nets Grouping



Device Packaging Conference
April 12-15, 2021




4 Conditions for Reliability Testing


- ❑ BGA Interface (IF1 vs. IF2)
- ❑ TSV Interface (Top Module vs. Bottom Module)
- ❑ Internal Module Via Resistance (Top Mod Die Side Interconnects vs. Bottom Mod Die Side Interconnects)
- ❑ Internal Module Via Resistance (Top Mod Backside Interconnects vs. Bottom Mod Backside Interconnects)



Reliability data for BGA Interface (IF1 vs. IF2)



Reliability data for TSV Interface (Top Module vs. Bottom Module)




Reliability data for Internal Module Resistance (Top Module Die Side Interconnect vs. Bottom Module Die Side Interconnect)



Device Packaging Conference
April 12-15, 2021



Reliability data for Internal Module Resistance (Top Module Backside Interconnect vs. Bottom Module Backside Interconnect)




Device Packaging Conference
April 12-15, 2021



Microvia Structure

Interconnect Structures



Device Packaging Conference
April 12-15, 2021



Discussion Highlights

- ❑ The TSV resistance variation of the TSVs in the top is less than that of the bottom module.
- ❑ The staggered via design buildup structures on both top sides of the module are very reliable.
- ❑ The reliability reveals that the soldered interconnected between the top module and the bottom module IF2, is much more reliable than then BGA IF1.
- ❑ Modules built using the RTV-04 process have a much larger resistance variation than those using the RTV-05 process.



Conclusions

- ❑ HSIP technology offers tremendous flexibility to accommodate different die types, sizes to produce a high performance high density multi-chip package using FOWLP.
- ❑ Process capable to produce a flat HSIP with good electrical circuit when using RTV-05 conditions (higher cure temperatures and shorter bake times on a new equipment set).
- ❑ Thermal cycling -29 to 85C, 2 cycles per hour, shows that modules subjected to a qualified BGA attach process are showing good reliability up to 250 cycles. Testing will continue to 1000 cycles and beyond.
- ❑ Future work will concentrate on stacking modules and further testing under standard JEDEC conditions (T/C 0 to 100C and -40 to 125C).



Acknowledgements

- Karl Kercher, Dir. Of Operations
- Keith Kunard, Process Engr.
- Larry Black, Program Mgr.
- Chuck Baab, Process Engr.
- Kevin Knadle, TTM Reliability Engr.

Device Packaging Conference
April 12-15, 2021



Thank You!

Charles Woychik, Ph.D.
i3 Microsystems, Inc.
St. Petersburg, FL 33716
Charles.Woychik@i3microsystems.com

Device Packaging Conference
April 12-15, 2021

