

From Technologies to Market



International Microelectronics
Assembly and Packaging Society

Bringing together the entire microelectronics supply chain™

**Advanced
Packaging leading
electronics
industry transition
into next decade**

IMAPS DPC 2020



Vaibhav Trivedi
Vaibhav.TRIVEDI@yole.fr



PRESENTATION OUTLINE

- Emerging Markets & Trends
- Major shifts in Advanced packaging over last 5 years: Historical Perspective
- Leading Advanced Packaging form factors
- Supply Chain landscape / Advanced Packaging supplier Eco-system
- Emerging trends in Advanced packaging & Market Drivers for next 5 years
 - Fan-out packaging as an enabler in electronics industry transition and its role in shaping semiconductor supply chain

vt1 DIGITAL SOCIETY: NEW TRENDS & MARKET DRIVERS: EVER INCREASING INTERCONNECTEDNESS

→ On the road to augmented intelligence


Disruptive Technology

Motion sensing

Olfactometry

Imaging

Audio



Slide 3


vt1

vaibhav trivedi, 3/4/2020

LOOKING BACK A DECADE AGO....TRANSISTOR SCALING & IC PACKAGING

Moore's law slowing down


Only 4 players with 14/12nm Fab (2017)



7nm Fab



Only 2-3 players still in the 7nm and below node race



Delay in Intel's 10nm node, so obviously they are late regarding TSMC & Samsung

Moore's law pace is slowing down, if not already dead as mentioned by Forbes & Nvidia. It's reaching some limitations as developing advanced technology nodes is doable technically but not anymore cost efficient


TECHNOLOGY ROADMAP: FROM NANO-SCALE TO MICRO-SCALE..



Advanced Nodes*



Advanced Packaging



Industry is looking into the growing importance of functional roadmap

Advanced Packaging is required to bridge the scale-gap between Die and PCB




Non-exhaustive list of players listed

Average trends of the various industry players


THE OLD AND THE NEW ADVANCED PACKAGING

< 2019 : Packaging Technologies

2019 - 2030 : **New capabilities needed** for multi-die solution



SiP potential technologies covering a wide range of I/Os and Package sizes in different end-market applications, from low-end to high-end.




New emergence of SiP like packaging technologies will be needed to address the needs for heterogeneous integration for functional performance and faster time-to-market.

SIP TECHNOLOGY ROADMAPS: KEY PARAMETERS

	Typical	Metrics	<2017	2019	2022	2025	SiP Advancement	
Flip Chip (IC Substrate)	 FC BGA	Substrate RDL L/S	30/30 to 10/10 μm	8/8 to 5/5 μm		> 2/2 μm	 FC BGA SiP	
		Substrate I/O Pitch	1200 to 350 μm			300 μm		
	 FC CSP	Substrate I/O Ball	500 - 3000	>> 3000		 Double Sided FC SiP		
		Max Package Size	> 65x65 mm	>> 80x80 mm				
		Max no. of Dies/Passives	< 15	< 35	>> 35			
		Max level of RDLs	10 - 16x RDL	>> 10x RDL				
Fan-Out	 FO	Substrate RDL L/S	15/15 to 8/8 μm	5/5 μm to 2/2 μm	< 1/1 μm		 FO on Substrate	
		Substrate I/O Pitch	400 μm	350 μm	200 μm			
		Substrate I/O Ball	< 300	600 - 1300	>> 1500			
		Max Package Size	< 5x5 mm	< 25x25 mm	< 30x30 mm			
		Max no. of Dies/Passives	≤ 2	≤ 4	≤ 6			
		Max level of RDLs	3x - 4x RDL	> 4x RDL		 HD FO SiP PoP		
Embedded Die	 Embedded Passives	Substrate RDL L/S	> 25/25 μm	> 20/20 μm	> 15/15 μm		 Embedded Interconnects	
		Die I/O Pitch	250-80 μm		50 μm			
		Die I/O Numbers	40-100	100-150			150-200	
		Max Package Size	< 15x15 mm	< 25x25 mm		 Embedded Multi-Dies		
		Max no. of Dies/Passives	≤ 2	≤ 3	≤ 4			
		Max level of RDLs	2x - 4x RDL	4x - 6x RDL				

ADVANCED PACKAGING TECHNOLOGY – FUTURE




TSMC SOIC






System-on-Integrated-Chips (SoIC)

- TSMC announced the SoIC advanced packaging technology, that is slated to go into mass production in 2021.
 - SoIC is a “front-end” integration solution – “One stop shop”

TSMC emerged as the leader in developing innovative advanced packaging platform from fan-out to 3D IC packaging



INTEL'S "OMNIDIRECTIONAL" INTERCONNECTED FUTURE...



Source: Intel

2.5D & 3D STACKING TECHNOLOGIES

TSV interposer

Silicon Interposer (tsmc, UMC, GLOBAL FOUNDRIES)

CoWoS (tsmc)

Foveros (intel)

Labels: Logic die 1, Logic die 2, Micro-bump, TSV (Through Silicon Via) Bump, BGA ball, Silicon Interposer, Organic substrate, Heterogeneous Integration.

TSV

SAMSUNG SK hynix Micron

3D Stacked memory

TSV + Hybrid Bonding

imec tsmc GLOBAL FOUNDRIES

3D SoC

SOC Node N, Node N+1 - Digital logic takes full advantage of scaling. Observe the smaller area.

- Mixed mode, heterogeneous technology
- Wafer-to-Wafer bonding
- Cu/electro-Cu/dielectric hybrid bonding

With Or Without TSV

XPERI

Hybrid Bonding

Bond Interface 1.6 um pitch, 300°C

Embedded in substrate

SHINKO Unimicron intel

i-THOP FC-EIC EMIB

TGV

FUJITSU G-ALCS

Without TSV

With substrate


SAMSUNG ASE GROUP Amkor technology tsmc SPIL

RDL interposer FOCoS SWIFT InFO on substrate SLIT

ALTERNATIVE TSV LESS TECHNOLOGY


Several players developing alternative technologies to TSV Si interposer

ALTERNATIVE TECHNOLOGIES to TSV interposer



SEMICONDUCTOR SUPPLY CHAIN UNDERGOING CHANGE AT VARIOUS LEVELS



In order to expand the business and explore new areas, players in semiconductor supply chains are moving to different business models




Supply chain is undergoing changes at various levels to adjust to changing business environment. However, some of them have successfully managed to expand in new business model & have huge impact across IC manufacturing chain while others have failed to take off.

ADVANCED PACKAGING REVENUE FORECAST: BREAKDOWN BY APPLICATIONS





Mobile & Consumer	CAGR (2018-2024) ~ 5%
Automotive & Transportation	CAGR (2018-2024) ~ 11%
Telecom & Infrastructure	CAGR (2018-2024) ~ 28%
Others*	CAGR (2018-2024) ~ 9%




OSATS PACKAGING BUSINESS CANNIBALIZATION TREND




FAN-OUT PORTFOLIO: AN ENabler FOR 3D IC INTEGRATION...

eWLB	FOCoS	M-Series	FOPoP	FOSiP	Panel FO
BB, RF, Codec, Car Radar	Networking, Server	RF, BB, PMIC, Codec	AP & Memory	RF, FEM, Power, MCU	RF, FEM, Power, Server
Pkg ~ 12x12 RDL 12/12um 2L RDL Since 2009	Pkg ~ 67x67 RDL 2/2um 3L RDL Since 2016	Pkg ~ 12x12 RDL 8/8um 2L RDL Since 2018	Pkg ~ 15x15 RDL 5/5um 3L RDL Since 2016	Pkg ~ 15x15 RDL 5/5um 5L RDL Since 2017	Pkg ~ 67x67 RDL 2/2um 5L RDL Since 2019
					
Production			Engineering/Qualification		

ASE, TSMC, JCET, PTI & SAMSUNG TO WATCH FOR ON NEW FO PLATFORMS FOR YEARS TO COME...



PANEL LEVEL FAN-OUT IS ALMOST HERE.....



Panel Level Fan-out

- ASE, PTI, Samsung and Nepes remain key panel level drivers
- Suppliers are putting capabilities in place, but high volume is yet to be achieved
- Suppliers streamlining panel size (e.g. 600 x 600)
- PTI investing significant CapEx in panel line for 3D IC mfg

WHAT TO EXPECT IN NEXT FIVE YEARS IN ADVANCED PACKAGING?

Increased Device Integration trend continues

- AP to memory
- RF modules / complex SMT devices /higher number of SMT passives
- AiP Modules

OSATs continue to up-level their capabilities in terms of new process/ equipment /material development to support thinner, denser and integrated IC packages

Some level of M&A for niche technology /process (Few players left to support scale & complexity)

Foundry/IDM players such as TSMC, Intel, and Samsung to invest in 3D IC package architectures

Cost will continue to be a driver as smartphone demand saturates – Increased performance at same or slightly higher price

5G,AI, and IoT to remain key megatrends to fuel growth in next 5 years



Yole Développement

From Technologies to Market

**Thank you for your
attention!**

Contact: Vaibhav.TRIVEDI@yole.fr

PACKAGING@YOLE



ADVANCED PACKAGING

- Fan Out Packaging - PoP
- 3D / 2.5D Packaging - SiP
- Flip Chip BGA
- WLCSP

Flip Chip BGA



PoP



FOWLP



2.5D Interposer



WLCSP



3D WLP



SiP



3DIC





PACKAGING

- Leadframe packages
- Ceramic packages

LGA



QFP



QFN



PGA



Lead-Frame



LCC



W/B BGA





SUBSTRATES

- Advanced Substrates
- Printed Circuit Board
- Embedded Dies
- Substrate like PCB (SLP)

PCB



Organic Substrate (BGA type)



Substrate like PCB (SLP)



Rigid flex PCB





APPLICATIVE PACKAGING

- CMOS Image Sensor
- MEMS & Sensors
- Power & LED
- Photonics

Camera Level Packaging



Power Module Packaging



MEMS Packaging



LED Packaging

